DatasheetsPDF.com

IDT54FCT573CT

Renesas

FAST CMOS OCTAL TRANSPARENT LATCH

IDT54/74FCT573T/AT/CT FASTCMOSOCTALTRANSPARENTLATCH MILITARYANDINDUSTRIALTEMPERATURERANGES FAST CMOS OCTAL TRANSPARENT...


Renesas

IDT54FCT573CT

File Download Download IDT54FCT573CT Datasheet


Description
IDT54/74FCT573T/AT/CT FASTCMOSOCTALTRANSPARENTLATCH MILITARYANDINDUSTRIALTEMPERATURERANGES FAST CMOS OCTAL TRANSPARENT LATCH IDT54/74FCT573T/AT/CT FEATURES: Std., A, and C grades Low input and output leakage ≤1µA (max.) CMOS power levels True TTL input and output compatibility: – VOH = 3.3V (typ.) – VOL = 0.3V (typ.) High Drive outputs (-15mA IOH, 48mA IOL) Meets or exceeds JEDEC standard 18 specifications Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) Power off disable outputs permit "live insertion" Available in the following packages: – Industrial: SOIC, QSOP – Military: CERDIP, LCC DESCRIPTION: The FCT573Tis an octal transparent latch built using an advanced dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable (OE) is low. When OE is high, the bus output is in the high-impedance state. FUNCTIONAL BLOCK DIAGRAM D0 D1 D2 D3 D4 D5 D6 D7 D O G D O G D O G D O G D O G D O G D O G D O G LE OE O0 O1 O2 O3 O4 O5 O6 O7 IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. MILITARY AND INDUSTRIAL TEMPERATURE RANGES 1 NOVEMBER 2016 DSC-5948/8 IDT54/74FCT573T/AT/CT FASTCMOSOCTALTRANSPARENTLATCH PIN CONFIGURATION OE D0 D1 D2 D3 D4 D5 ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)