J-K Flip-Flop. CD74HCT73 Datasheet

CD74HCT73 Flip-Flop. Datasheet pdf. Equivalent


etcTI CD74HCT73
Data sheet acquired from Harris Semiconductor
SCHS134E
February 1998 - Revised September 2003
CD54HC73, CD74HC73,
CD74HCT73
Dual J-K Flip-Flop with Reset
Negative-Edge Trigger
[ /Title
(CD74
HC73,
CD74
HCT73
)
/Sub-
ject
(Dual
J-K
Flip-
Flop
Features
Description
• Hysteresis on Clock Inputs for Improved Noise
Immunity and Increased Input Rise and Fall Times
• Asynchronous Reset
• Complementary Outputs
• Buffered Inputs
• TTAyp=ic2a5lofCMAX = 60MHz at VCC = 5V, CL = 15pF,
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
The ’HC73 and CD74HCT73 utilize silicon gate CMOS
technology to achieve operating speeds equivalent to LSTTL
parts. They exhibit the low power consumption of standard
CMOS integrated circuits, together with the ability to drive 10
LSTTL loads.
These flip-flops have independent J, K, Reset and Clock
inputs and Q and Q outputs. They change state on the
negative-going transition of the clock pulse. Reset is
accomplished asynchronously by a low level input. This
device is functionally identical to the HC/HCT107 but differs
in terminal assignment and in some parametric limits.
The HCT logic family is functionally as well as pin compatible
with the standard LS logic family.
Ordering Information
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD54HC73F3A
-55 to 125
14 Ld CERDIP
CD74HC73E
-55 to 125
14 Ld PDIP
CD74HC73M
-55 to 125
14 Ld SOIC
CD74HC73MT
-55 to 125
14 Ld SOIC
CD74HC73M96
-55 to 125
14 Ld SOIC
CD74HCT73E
-55 to 125
14 Ld PDIP
CD74HCT73M
-55 to 125
14 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
Pinout
CD54HC73 (CERDIP)
CD74HC73, CD74HCT73 (PDIP, SOIC)
TOP VIEW
1CP 1
1R 2
1K 3
VCC 4
2CP 5
2R 6
2J 7
14 1J
13 1Q
12 1Q
11 GND
10 2K
9 2Q
8 2Q
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1


CD74HCT73 Datasheet
Recommendation CD74HCT73 Datasheet
Part CD74HCT73
Description Dual J-K Flip-Flop
Feature CD74HCT73; Data sheet acquired from Harris Semiconductor SCHS134E February 1998 - Revised September 2003 CD54H.
Manufacture etcTI
Datasheet
Download CD74HCT73 Datasheet




etcTI CD74HCT73
Functional Diagram
CD54HC73, CD74HC73, CD74HCT73
14
1J
3
1K
1
1CP
2
1R
7
2J
10
2K
5
2CP
6
2R
FF 1
12
1Q
13
1Q
FF 2
9
2Q
8
2Q
GND = 11
VCC = 4
R CP
LX
H
H
H
H
HH
H =High Level (Steady State)
L =Low Level (Steady State)
X = Irrelevant
= High-to-Low Transition
INPUTS
Logic Diagram
TRUTH TABLE
JK
XX
LL
HL
LH
HH
XX
OUTPUTS
QQ
LH
No Change
HL
LH
Toggle
No Change
1 (5)
CP
2 (6)
R
nA
14 (7)
J
3(10)
K
J
K
CL
CL R
12 (9)
Q
13 (8)
Q
2



etcTI CD74HCT73
CD54HC73, CD74HC73, CD74HCT73
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Drain Current, per Output, IO
For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±25mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA (oC/W)
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . .
80
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . .
86
Maximum Junction Temperature (Hermetic Package or Die) . . . 175oC
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER
HC TYPES
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
CMOS Loads
High Level Output
Voltage
TTL Loads
Low Level Output
Voltage
CMOS Loads
Low Level Output
Voltage
TTL Loads
Input Leakage
Current
SYMBOL
TEST
CONDITIONS
25oC
VI (V) IO (mA) VCC (V) MIN TYP MAX
VIH -
-
VIL - -
VOH
VOL
II
VIH or
VIL
VIH or
VIL
VCC or
GND
-0.02
-0.02
-0.02
-
-4
-5.2
0.02
0.02
0.02
-
4
5.2
-
2 1.5 - -
4.5 3.15 -
-
6 4.2 - -
2 - - 0.5
4.5 - - 1.35
6 - - 1.8
2 1.9 - -
4.5 4.4 -
-
6 5.9 - -
- ---
4.5 3.98 -
-
6 5.48 -
-
2 - - 0.1
4.5 - - 0.1
6 - - 0.1
- ---
4.5 - - 0.26
6 - - 0.26
6 - - ±0.1
-40oC TO 85oC
MIN MAX
1.5 -
3.15 -
4.2 -
- 0.5
- 1.35
- 1.8
1.9 -
4.4 -
5.9 -
--
3.84 -
5.34 -
- 0.1
- 0.1
- 0.1
--
- 0.33
- 0.33
- ±1
-55oC TO 125oC
MIN MAX UNITS
1.5 - V
3.15 -
V
4.2 - V
- 0.5 V
- 1.35 V
- 1.8 V
1.9 - V
4.4 - V
5.9 - V
- -V
3.7 - V
5.2 - V
- 0.1 V
- 0.1 V
- 0.1 V
- -V
- 0.4 V
- 0.4 V
- ±1 µA
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)