Transparent Latch. CD54HCT75 Datasheet

CD54HCT75 Latch. Datasheet pdf. Equivalent


etcTI CD54HCT75
Data sheet acquired from Harris Semiconductor
SCHS135F
March 1998 - Revised October 2003
CD54HC75, CD74HC75,
CD54HCT75, CD74HCT75
Dual 2-Bit Bistable
Transparent Latch
[ /Title
(CD74
HC75,
CD74
HCT75
)
/Sub-
ject
(Dual
2-Bit
Bistabl
e
Features
Description
• True and Complementary Outputs
• Buffered Inputs and Outputs
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
The ’HC75 and ’HCT75 are dual 2-bit bistable transparent
latches. Each one of the 2-bit latches is controlled by
separate Enable inputs (1E and 2E) which are active LOW.
When the Enable input is HIGH data enters the latch and
appears at the Q output. When the Enable input (1E and 2E)
is LOW the output is not affected.
Ordering Information
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD54HC75F3A
-55 to 125
16 Ld CERDIP
CD54HCT75F3A
-55 to 125
16 Ld CERDIP
CD74HC75E
-55 to 125
16 Ld PDIP
CD74HC75M
-55 to 125
16 Ld SOIC
CD74HC75MT
-55 to 125
16 Ld SOIC
CD74HC75M96
-55 to 125
16 Ld SOIC
CD74HC75NSR
-55 to 125
16 Ld SOP
CD74HC75PW
-55 to 125
16 Ld TSSOP
CD74HC75PWR
-55 to 125
16 Ld TSSOP
CD74HCT75E
-55 to 125
16 Ld PDIP
CD74HCT75M
-55 to 125
16 Ld SOIC
CD74HCT75PWT
-55 to 125
16 Ld TSSOP
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
Pinout
CD54HC75, CD54HCT75 (CERDIP)
CD74HC75 (PDIP, SOIC, SOP, TSSOP)
CD74HCT75 (PDIP, SOIC, TSSOP)
TOP VIEW
1Q0 1
1D0 2
1D1 3
2E 4
VCC 5
2D0 6
2D1 7
2Q1 8
16 1Q0
15 1Q1
14 1Q1
13 1E
12 GND
11 2Q0
10 2Q0
9 2Q1
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1


CD54HCT75 Datasheet
Recommendation CD54HCT75 Datasheet
Part CD54HCT75
Description Dual 2-Bit Bistable Transparent Latch
Feature CD54HCT75; Data sheet acquired from Harris Semiconductor SCHS135F March 1998 - Revised October 2003 CD54HC75, .
Manufacture etcTI
Datasheet
Download CD54HCT75 Datasheet




etcTI CD54HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75
Functional Diagram
16 (10)
2 (6)
D0
1 OF 2
Q0
1 (11)
Q0
D1
3 (7)
LATCHES
14 (8)
Q1
15 (9)
Q1
13 (4)
E
TRUTH TABLE
INPUTS
OUTPUTS
D E QQ
LHLH
HHH L
X L Q0 Q0
H= High Level
L= Low Level
X= Don’t Care
Q0 = The level of Q before the transition of E.
Logic Diagram
2 (6)
D0
13 (4)
E
LATCH 0
DQ
LE LE
16 (10)
Q0
1 (11)
Q0
LE
LE
3 (7)
D1
5 VCC
12
GND
LE LE
DQ
LATCH 1
14 (8)
Q1
15 (9)
Q1
Q
P
N
LE
P
N
Q LE
FIGURE 1. LOGIC DIAGRAM
FIGURE 2. LATCH DETAIL
2



etcTI CD54HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Drain Current, per Output, IO
For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±25mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA
Thermal Information
Package Thermal Impedance, θJA (see Note 1)
E (PDIP) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67oC/W
M (SOIC) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73oC/W
NS (SOP) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64oC/W
PW (TSSOP) package . . . . . . . . . . . . . . . . . . . . . . . . . . 108oC/W
Maximum Junction Temperature (Hermetic Package or Die) . . . 175oC
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER
HC TYPES
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
CMOS Loads
High Level Output
Voltage
TTL Loads
Low Level Output
Voltage
CMOS Loads
Low Level Output
Voltage
TTL Loads
Input Leakage
Current
SYMBOL
TEST
CONDITIONS
25oC
VI (V) IO (mA) VCC (V) MIN TYP MAX
VIH -
-
VIL - -
VOH
VIH or
VIL
-0.02
-
-4
-5.2
VOL VIH or 0.02
VIL
-
4
5.2
II
VCC or
-
GND
2 1.5 - -
4.5 3.15 -
-
6 4.2 - -
2 - - 0.5
4.5 - - 1.35
6 - - 1.8
2 1.9 - -
4.5 4.4 -
-
6 5.9 - -
- ---
4.5 3.98 -
-
6 5.48 -
-
2 - - 0.1
4.5 - - 0.1
6 - - 0.1
- ---
4.5 - - 0.26
6 - - 0.26
6 - - ±0.1
-40oC TO 85oC
MIN MAX
1.5 -
3.15 -
4.2 -
- 0.5
- 1.35
- 1.8
1.9 -
4.4 -
5.9 -
--
3.84 -
5.34 -
- 0.1
- 0.1
- 0.1
--
- 0.33
- 0.33
- ±1
-55oC TO 125oC
MIN MAX UNITS
1.5 - V
3.15 -
V
4.2 - V
- 0.5 V
- 1.35 V
- 1.8 V
1.9 - V
4.4 - V
5.9 - V
- -V
3.7 - V
5.2 - V
- 0.1 V
- 0.1 V
- 0.1 V
- -V
- 0.4 V
- 0.4 V
- ±1 µA
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)