DatasheetsPDF.com

DAC1627D1G25

IDT

Dual 16-bit DAC

DAC1627D1G25 Dual 16-bit DAC, LVDS interface, up to 1.25 Gsps, x2, x4 and x8 interpolating Rev. 4.00 — 12 December 201...


IDT

DAC1627D1G25

File Download Download DAC1627D1G25 Datasheet


Description
DAC1627D1G25 Dual 16-bit DAC, LVDS interface, up to 1.25 Gsps, x2, x4 and x8 interpolating Rev. 4.00 — 12 December 2012 Product data sheet 1. General description The DAC1627D1G25 is a high-speed 16-bit dual channel Digital-to-Analog Converter (DAC). It incorporates selectable ×2, ×4 and ×8 interpolation filters optimized for multi-carrier and broadband wireless transmitters at sample rates of up to 1.25 Gsps. The DAC1627D1G25 is supplied by two power supplies and integrates a differential scalable output current up to 34 mA. The DAC1627D1G25 meets multi-carrier Global System for Mobile communications (GSM) specifications. For example, with an NCO frequency of 153.6 MHz and a DAC clock frequency of 1.2288 Gsps the full-scale dynamic range is: SFDRRBW = 90 dBc (bandwidth = 180 MHz) IMD3 = 85 dBc The Serial Peripheral Interface (SPI) provides full control of the DAC1627D1G25. The DAC1627D1G25 integrates a Low Voltage Differential Signaling (LVDS) Double Data Rate (DDR) receiver interface, with an on-chip 100 Ω termination. The LVDS DDR interface accepts a multiplex input data stream such as interleaved or folded. An internal LVDS input auto-calibration ensures the robustness and stability of the interface. Digital on-chip modulation converts the complex I and Q inputs from baseband to IF. A 40-bit Numerically Controlled Oscillator (NCO) sets the mixer frequency. High resolution internal gain, phase and offset control provide outstanding image and Local Oscillator (LO) si...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)