Exclusive-OR Gate. SN74AHC1G86-EP Datasheet

SN74AHC1G86-EP Gate. Datasheet pdf. Equivalent

SN74AHC1G86-EP Datasheet
Recommendation SN74AHC1G86-EP Datasheet
Part SN74AHC1G86-EP
Description Exclusive-OR Gate
Feature SN74AHC1G86-EP; www.ti.com SN74AHC1G86-EP SINGLE 2-INPUT EXCLUSIVE-OR GATE SCLS709 – FEBRUARY 2008 FEATURES 1 • Co.
Manufacture etcTI
Datasheet
Download SN74AHC1G86-EP Datasheet




Texas Instruments SN74AHC1G86-EP
www.ti.com
SN74AHC1G86-EP
SINGLE 2-INPUT EXCLUSIVE-OR GATE
SCLS709 – FEBRUARY 2008
FEATURES
1
Controlled Baseline
– One Assembly Site
– One Test Site
– One Fabrication Site
Extended Temperature Performance of –55°C
to 125°C
Enhanced Diminishing Manufacturing Sources
(DMS) Support
Enhanced Product-Change Notification
Qualification Pedigree (1)
Operating Range of 2 V to 5.5 V
(1) Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
Max tpd of 10 ns at 5 V
Low Power Consumption, 10 µA Max ICC
±8 mA Output Drive at 5 V
Schmitt Trigger Action at All Inputs Makes the
Circuit Tolerant for Slower Input Rise and Fall
Time
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DBV PACKAGE
(TOP VIEW)
A1
5
B2
VCC
DCK PACKAGE
(TOP VIEW)
A 1 5 VCC
B2
GND 3
4Y
DRL PACKAGE
(TOP VIEW)
A
B
GND
1
2
3
5 VCC
4Y
GND
3
4Y
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
The SN74AHC1G86 is a single 2-input exclusive-OR gate. The device performs the Boolean function Y = A B
or Y = AB + AB in positive logic.
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced
in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the
output.
ORDERING INFORMATION(1)
TA
–55°C to 125°C
PACKAGE (2)
SOT (SC-70) - DCK
Reel of 3000
ORDERABLE PART
NUMBER
SN74AHC1G86MDCKREP
TOP-SIDE MARKING(3)
CGB
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3) The actual top-side marking has one additional character that designates the assembly/test site.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008, Texas Instruments Incorporated



Texas Instruments SN74AHC1G86-EP
SN74AHC1G86-EP
SINGLE 2-INPUT EXCLUSIVE-OR GATE
SCLS709 – FEBRUARY 2008
www.ti.com
FUNCTION TABLE
INPUTS
AB
LL
LH
HL
HH
OUTPUT
Y
L
H
H
L
EXCLUSIVE-OR LOGIC
An exclusive-OR gate has many applications, some of which can be represented better by alternative logic
symbols.
EXCLUSIVE OR
=1
These are five equivalent exclusive-OR symbols valid for an SN74AHC1G86 gate in positive logic; negation may be shown at any two ports.
LOGIC-IDENTITY ELEMENT
=
EVEN-PARITY ELEMENT
2k
ODD-PARITY ELEMENT
2k + 1
The output is active (low) if
all inputs stand at the same
logic level (i.e., A = B).
The output is active (low) if
an even number of inputs
(i.e., 0 or 2) are active.
The output is active (high) if
an odd number of inputs
(i.e., only 1 of the 2) are
active.
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VI Input voltage range(2)
VO Output voltage range(2)
IIK Input clamp current
IOK Output clamp current
IO Continuous output current
Continuous current through VCCor GND
θJA Package thermal impedance(3)
Tstg Storage temperature range
VI < 0
VO < 0 or VO = 0 to VCC
VO = 0 to VCC
VCC or GND
DCK package
MIN
–0.5
–0.5
–0.5
–65
MAX
7
7
VCC + 0.5
–20
±20
±25
±50
252
150
UNIT
V
V
V
mA
mA
mA
mA
°C/W
°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
2 Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AHC1G86-EP



Texas Instruments SN74AHC1G86-EP
www.ti.com
SN74AHC1G86-EP
SINGLE 2-INPUT EXCLUSIVE-OR GATE
SCLS709 – FEBRUARY 2008
Recommended Operating Conditions(1)
VCC Supply voltage
VIH High-level input voltage
VIL Low-level input voltage
VI Input voltage
VO Output voltage
IOH High-Level output current
IOL Low-Level output current
Δt/Δv
TA
Input transition rise or fall rate
Operating free-air temperature
VCC = 2 V
VCC = 3 V
VCC = 5.5 V
VCC = 2 V
VCC = 3 V
VCC = 5.5 V
VCC = 2 V
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V
VCC = 2 V
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V
MIN
2
1.5
2.1
3.85
0
0
–55
MAX
5.5
0.5
0.9
1.65
5.5
VCC
–50
–4
–8
50
4
8
100
20
125
UNIT
V
V
V
V
V
µA
mA
µA
mA
ns/V
°C
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AHC1G86-EP
Submit Documentation Feedback
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)