16-BIT BUFFERS/DRIVERS. SN74AHC16240 Datasheet

SN74AHC16240 BUFFERS/DRIVERS. Datasheet pdf. Equivalent

SN74AHC16240 Datasheet
Recommendation SN74AHC16240 Datasheet
Part SN74AHC16240
Description 16-BIT BUFFERS/DRIVERS
Feature SN74AHC16240; SN54AHC16240, SN74AHC16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS326G – MARCH 1996 – REVIS.
Manufacture etcTI
Datasheet
Download SN74AHC16240 Datasheet




Texas Instruments SN74AHC16240
SN54AHC16240, SN74AHC16240
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS326G – MARCH 1996 – REVISED JANUARY 2000
D Members of the Texas Instruments
Widebus Family
D EPIC (Enhanced-Performance Implanted
CMOS) Process
D Operating Range 2-V to 5.5-V VCC
D Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
D Flow-Through Architecture Optimizes PCB
Layout
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D Package Options Include Plastic Shrink
Small-Outline (DL), Thin Shrink
Small-Outline (DGG), and Thin Very
Small-Outline (DGV) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
The ’AHC16240 devices are 16-bit buffers and
line drivers designed specifically to improve the
performance and density of 3-state memory
address drivers, clock drivers, and bus-oriented
receivers and transmitters.
These devices can be used as four 4-bit buffers,
two 8-bit buffers, or one 16-bit buffer. They provide
inverting outputs and symmetrical active-low
output-enable (OE) inputs.
SN54AHC16240 . . . WD PACKAGE
SN74AHC16240 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)
1OE
1Y1
1Y2
GND
1Y3
1Y4
VCC
2Y1
2Y2
GND
2Y3
2Y4
3Y1
3Y2
GND
3Y3
3Y4
VCC
4Y1
4Y2
GND
4Y3
4Y4
4OE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48 2OE
47 1A1
46 1A2
45 GND
44 1A3
43 1A4
42 VCC
41 2A1
40 2A2
39 GND
38 2A3
37 2A4
36 3A1
35 3A2
34 GND
33 3A3
32 3A4
31 VCC
30 4A1
29 4A2
28 GND
27 4A3
26 4A4
25 3OE
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54AHC16240 is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74AHC16240 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each 4-bit buffer/driver)
INPUTS
OE A
OUTPUT
Y
LH
L
LL
H
HX
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 2000, Texas Instruments Incorporated
1



Texas Instruments SN74AHC16240
SN54AHC16240, SN74AHC16240
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS326G – MARCH 1996 – REVISED JANUARY 2000
logic symbol
1OE
2OE
3OE
4OE
1
48
25
24
47
1A1
46
1A2
44
1A3
43
1A4
41
2A1
40
2A2
38
2A3
37
2A4
36
3A1
35
3A2
33
3A3
32
3A4
30
4A1
29
4A2
27
4A3
26
4A4
EN1
EN2
EN3
EN4
11
12
13
14
2
1Y1
3
1Y2
5
1Y3
6
1Y4
8
2Y1
9
2Y2
11
2Y3
12
2Y4
13
3Y1
14
3Y2
16
3Y3
17
3Y4
19
4Y1
20
4Y2
22
4Y3
23
4Y4
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265



Texas Instruments SN74AHC16240
logic diagram (positive logic)
1
1OE
47
1A1
46
1A2
1A3 44
1A4 43
SN54AHC16240, SN74AHC16240
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS326G – MARCH 1996 – REVISED JANUARY 2000
2
1Y1
3
1Y2
5 1Y3
6 1Y4
25
3OE
36
3A1
35
3A2
3A3 33
3A4 32
13
3Y1
14
3Y2
16 3Y3
17 3Y4
48
2OE
41
2A1
40
2A2
2A3 38
37
2A4
8
2Y1
9
2Y2
11 2Y3
12
2Y4
24
4OE
30
4A1
29
4A2
4A3 27
26
4A4
19
4Y1
20
4Y2
22 4Y3
23
4Y4
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA
Continuous current through each VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±75 mA
Package thermal impedance, θJA (see Note 2): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)