CLOCK MULTIPLIER. IDT5V40501 Datasheet

IDT5V40501 MULTIPLIER. Datasheet pdf. Equivalent

Part IDT5V40501
Description PLL CLOCK MULTIPLIER
Feature LOCO™ PLL CLOCK MULTIPLIER DATASHEET IDT5V40501 Description The IDT5V40501 LOCOTM is the most cost.
Manufacture Renesas
Datasheet
Download IDT5V40501 Datasheet



IDT5V40501
LOCO™ PLL CLOCK MULTIPLIER
DATASHEET
IDT5V40501
Description
The IDT5V40501 LOCOTM is the most cost effective way to
generate a high-quality, high-frequency clock output from a
lower frequency crystal or clock input. The name LOCO
stands for Low Cost Oscillator, as it is designed to replace
crystal oscillators in most electronic systems. Using
Phase-Locked Loop (PLL) techniques, the device uses a
standard fundamental mode, inexpensive crystal to
produce output clocks up to 160 MHz.
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to output
many common frequencies (see table on page 2).
The device also has an output enable pin which tri-states
the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined or guaranteed. For
applications which require defined input to output skew, use
the ICS570B.
The IDT5V40501 is an enhanced performance version of
the ICS501 and ICS501B and should be used for all new
designs.
Features
Packaged as 8-pin SOIC or MSOP
Available in RoHS 5 (green) or RoHS 6 (green and lead
free) compliant packaging
IDT’s lowest cost PLL clock
Zero ppm multiplication error
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Output clock frequencies up to 100 MHz
Extremely low jitter of 15 ps (one sigma)
Compatible with all popular CPUs
Duty cycle of 45/55 up to 160 MHz
Nine selectable frequencies
Operating voltage of 3.3 V
Tri-state output for board level testing
25 mA drive capability at TTL levels
Ideal for oscillator replacement
Industrial temperature version available
Advanced, low-power CMOS process
Block Diagram
VDD
S1:0 2
Crystal or
Clock input
X1/ICLK
X2
Crystal
O s c illa to r
Optional crystal capacitors
PLL Clock
M u ltip lie r
Circuitry
and ROM
GND
OE
CLK
IDT™ LOCO™ PLL CLOCK MULTIPLIER
1
IDT5V40501 REV C 102808



IDT5V40501
IDT5V40501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Pin Assignment
X1/ I CLK
VDD
GND
S1
1
2
3
4
8 X2
7 OE
6 S0
5 CLK
8 Pi n ( 150 mi l ) SOI C
Clock Input Table
S1 S0
00
0M
01
M0
MM
M1
10
1M
11
CLK
4X input
5.3125X input
5X input
6.25X input
2X input
3.125X input
6X input
3X input
8X input
Minimum Input
4 MHz
4 MHz
3 MHz
3.5 MHz
7.5 MHz
7 MHz
3 MHz
5 MHz
2 mhZ
0 = connect directly to ground
1 = connect directly to VDD
M = leave unconnected (floating)
Common Output Frequency Examples (MHz)
Output
20 24 30 32 33.33 37.5 40 48
50 60
Input
10 12 10 16 16.66 12 10 12 16.66 10
Selection (S1, S0) M, M M, M 1, M M, M M, M M, 1 0, 0 0, 0 1, M 1, 0
Output
62.5 64 66.66 72 75 80 83.33 90
Input
20 16 16.66 12 12 10 16.66 15
Selection (S1, S0) M, 1 0, 0 0, 0 1, 0 M, 0 1, 1 0, 1 1, 0
Pin Descriptions
100
20
0, 1
Pin Pin
Number Name
1 XI/ICLK
2 VDD
3 GND
4 S1
5 CLK
6 S0
7 OE
8 X2
Pin
Type
Input
Power
Power
Tri-level Input
Output
Tri-level Input
Input
Output
Pin Description
Crystal connection or clock input.
Connect to +3.3 V.
Connect to ground.
Select 1 for output clock. Connect to GND or VDD or float.
Clock output per table above.
Select 0 for output clock. Connect to GND or VDD or float.
Output enable. Tri-states CLK output when low. Internal pull-up.
Crystal connection. Leave unconnected for clock input.
IDT™ LOCO™ PLL CLOCK MULTIPLIER
2
IDT5V40501 REV C 102808





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)