DatasheetsPDF.com

KAD5512P-50

Renesas

500MSPS A/D Converter

KAD5512P-50 12-Bit, 500MSPS A/D Converter The KAD5512P-50 is a low-power, high performance, 12-bit, 500MSPS analog-to-di...


Renesas

KAD5512P-50

File Download Download KAD5512P-50 Datasheet


Description
KAD5512P-50 12-Bit, 500MSPS A/D Converter The KAD5512P-50 is a low-power, high performance, 12-bit, 500MSPS analog-to-digital converter designed with Intersil’s proprietary FemtoCharge™ technology on a standard CMOS process. The KAD5512P-50 is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS. The device utilizes two time-interleaved 12-bit, 250MSPS A/D cores to achieve the ultimate sample rate of 500MSPS. A single 500MHz conversion clock is presented to the converter, and all interleave clocking is managed internally. A Serial Peripheral Interface (SPI) port allows for extensive configurability, as well as fine control of matching characteristics (gain, offset, skew) between the two converter cores. These adjustments allow the user to minimize spurs associated with the interleaving process. Digital output data is presented in selectable LVDS or CMOS formats. The KAD5512P-50 is available in a 72 Ld QFN package with an exposed paddle. Performance is specified across the full industrial temperature range (-40°C to +85°C). Key Specifications SNR = 65.9dBFS for fIN = 105MHz (-1dBFS) SFDR = 82.0dBc for fIN = 105MHz (-1dBFS) Total power consumption = 432mW DATASHEET FN6805 Rev 4.00 May 31, 2016 Features Programmable gain, offset and skew control 1.3GHz analog input bandwidth 60fs clock jitter Over-range indicator Selectable clock divider: ÷1 or ÷2 Clock phase selection Nap and sleep modes Two’s comp...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)