DatasheetsPDF.com

9ZXL0852E

Renesas

6 to 12-Output Buffers

9ZXL06x2E/9ZXL08xxE/9ZXL12x2E 6 to 12-Output Buffers for PCIe Gen1–5 and UPI with SMBus Write Protect Datasheet The 9Z...


Renesas

9ZXL0852E

File Download Download 9ZXL0852E Datasheet


Description
9ZXL06x2E/9ZXL08xxE/9ZXL12x2E 6 to 12-Output Buffers for PCIe Gen1–5 and UPI with SMBus Write Protect Datasheet The 9ZXL revision E family of Zero-Delay/Fanout Buffers (ZDB, FOB) with SMBus Write Protect are 2nd-generation enhanced performance buffers for PCIe and CPU applications. The devices have hardware SMBUS write protection to prevent accidental writes. The family meets all published QPI/UPI, DB2000Q and PCIe Gen1–5 jitter specifications. Devices range from 6 to 12 outputs, with each output having an OE# pin to support the PCIe CLKREQ# function for low power states. All devices meet DB2000Q, DB1200ZL and DB800ZL jitter and skew requirements. Applications ▪ Servers/High-performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Key Specifications ▪ Fanout Buffer Mode additive phase jitter: PCIe Gen5 CC, UPI > 20Gb/s < 24fs RMS DB2000Q additive jitter < 39fs RMS QPI/UPI 11.4GB/s < 40fs RMS IF-UPI additive jitter < 70fs RMS ▪ ZDB Mode phase jitter: PCIe Gen5 CC, UPI > 20Gb/s < 22fs RMS QPI/UPI 11.4GB/s < 120fs RMS IF-UPI additive jitter < 130fs RMS ▪ Cycle-to-cycle jitter < 50ps ▪ Output-to-output skew < 50ps Features ▪ SMBus Write Protect pin prevents SMBus against accidental writes ▪ 6–12 Low-power HCSL (LP-HCSL) outputs ▪ Integrated terminations eliminate up to 4 resistors per output pair ▪ Dedicated OE# pins support PCIe CLKREQ# function ▪ Up to 9 selectable SMBus addresses (9ZXL12xx, 9ZXL0853) ▪ Selectable PLL bandwidths min...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)