DatasheetsPDF.com

8413S12I-100

Renesas

Clock Generator

Clock Generator for Cavium Processors 8413S12I-100 Data Sheet General Description Features The 8413S12I-100 is a PLL...


Renesas

8413S12I-100

File Download Download 8413S12I-100 Datasheet


Description
Clock Generator for Cavium Processors 8413S12I-100 Data Sheet General Description Features The 8413S12I-100 is a PLL-based clock generator specifically designed for Cavium Networks Octeon II processors. This high performance device is optimized to generate the processor core reference clock, the PCI-Express reference clocks and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN63XX and CN68XX series of processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the 8413S12I-100 supports telecommunication, networking, and storage requirements. Applications Systems using Cavium Processors CPE Gateway Design Home Media Servers 802.11n AP or Gateway Soho Secure Gateway Soho SME Gateway Wireless Soho and SME VPN Solutions Wired and Wireless Network Security Web Servers and Exchange Servers Ten 100MHz clocks for PCI Express, HCSL interface levels One single-ended QG LVCMOS/LVTTL clock output at 125MHz One single-ended QF LVCMOS/LVTTL clock output at 50MHz, 15 output impedance Two single-ended QREFx LVCMOS/LVTTL outputs at 25MHz, 15 output impedance Selectable external crystal or differential (single-ended) input source Crystal oscillator interface designed for 25MHz, parallel resonant crystal Different...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)