PROGRAMMABLE DIVIDER. HMC794LP3E Datasheet

HMC794LP3E DIVIDER. Datasheet pdf. Equivalent

Part HMC794LP3E
Description LOW NOISE PROGRAMMABLE DIVIDER
Feature Frequency Dividers & Detectors - SMT v01.0612 Typical Applications The HMC794LP3E is ideal for: • L.
Manufacture Analog Devices
Datasheet
Download HMC794LP3E Datasheet



HMC794LP3E
v01.0612
Typical Applications
The HMC794LP3E is ideal for:
• LO Generation with Low Noise Floor
• Clock Generators
• Mixer LO Drive
• Military Applications
• Test Equipment
• Sensors
Functional Diagram
HMC794LP3E
2 GHz LOW NOISE PROGRAMMABLE
DIVIDER (N = 1 to 4)
Features
Low Noise Floor: -163 dBc/Hz at 10 MHz offset
and -160 dBc/Hz at 100 kHz offset
Programmable Frequency Divider, N = 1, 2, 3 or 4
200 MHz to 2 GHz Input Frequency Range
50% Duty Cycle Outputs
Up to +10 dBm Output Power
Sleep Mode: Consumes <1 µA
16 Lead 3X3 mm SMT Package: 9mm2
General Description
The HMC794LP3E is a SiGe BiCMOS low noise
programmable frequency divider in a 3x3mm lead-
less surface mount package. The circuit can be
programmed to divide from N = 1 to N = 4 in the
200 MHz to 2 GHz input frequency range. The high
level output power (up to 10 dBm) with a very low
SSB phase noise and 50% duty cycle makes this
device ideal for low noise clock generation, LO
generation and LO drive applications. Configurable
bias controls allow power minimization of up to 20%.
Electrical Specifications, TA = +25° C, Vcc = +5V, Zo = 50Ω, Bias1 = GND
Parameter
RF Input Characteristics
Max RF Input Frequency
Min RF Input Frequency
RF Input Power
Divider Output Characteristics
Differential Output Power
SSB Phase Noise @ 10 MHz Offset
SSB Phase Noise @ 100 kHz Offset
SSB Phase Noise @ 10 kHz Offset
Duty Cycle for Differential Mode
Logic Inputs
VIH Input High Voltage
VIL Input Low Voltage
Conditions
Note: best SSB Phase Noise for Pin > 5 dBm
Programmable in 2 steps
(see the Pout plots for each division ratio)
+5 dBm Input Power, 2 GHz Input
+5 dBm Input Power
Min.
Typ.
200
-2
3
-3
10
-163
-160
-153
50 ±3
3
0
Max.
2
10
12
5
0.4
Units
GHz
MHz
dBm
dBm
dBc/Hz
dBc/Hz
dBc/Hz
%
V
V
1
IrneFfsoporomrnastpiiborinliitcyfueirsn,aisshdseuedmlebivdy ebAyrnyAalnoaaglonDgdeDveitcvoeicsepsislfaobrceitliesevuesoder, dtnooerbrfeosra:acnHcyuiirntaftrteiintgeaenmdMerneitclsiaroboflepw.atHeaonvwtseeovreCor,thoneorrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlicPaayhtioroensnuolret of:rtohm9er7wits8isue-s2eu.n5dS0epre-ca3infi3ycap4tiao3tnesntsourbFjpeaacttextno:t cr9higa7hnt8gse-o2wf Ai5thn0oaulo-tg3noD3tiec7vei3.ceNso.
oFOroanrteipoTrenicc,eh2,nodEleollgiivzyearWby,aeyat,nhPd.DOto.riBvpoelax,c9eC10ho6red,leNmross:rwfAoonroaddl,o, gMMADAe0v02ic01e68s22,-94In10c.6,
OPrhdoneer: O78n1--3li2n9e-4a7t00wwOwrd.ehritotnitlein.ecaotmwww.analog.com
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D



HMC794LP3E
v01.0612
HMC794LP3E
2 GHz LOW NOISE PROGRAMMABLE
DIVIDER (N = 1 to 4)
Electrical Specifications, TA = +25° C, Vcc = +5V, Zo = 50Ω, Bias1 = GND (Continued)
Parameter
Conditions
Min.
Typ.
Max.
Units
Power Supplies
Vcc
Analog Supply
4.75
5
5.25
V
Current Consumption
Itot - Total Current Consumption
5V Supply
100
150
mA
Itot - Total Current Consumption [1]
5V supply, CTRL = 0V, BIAS0 = 0V
100
CTRL = 0V, BIAS0 = 5V
109
CTRL = 5V, BIAS0 = 0V
115
130
mA
150
mA
150
mA
Sleep Current
EN = 0V
1
µA
CBias Reference Voltage [2]
Measured with 10 GΩ Volt meter
3.8
V
[1] Bias0 = 0V, for maximum frequency range; Bias0 = 5V, for better phase noise floor; CTRL = 5V, for maximum output power
[2] CBias voltage pin cannot drive external load. It must be measured with a 10 GΩ volt meter such as Agilent 34410A, typical 10 MOhms DVM
will read erroneously.
Input Sensitivity Window
20
15
10
5
Recommended
Operating Window
0
-5
-10
0
0.5
1
1.5
2
2.5
INPUT FREQUENCY (GHz)
Residual Phase Noise
Divide by 1, 2, 3 & 4, (Differential) [3]
-120
-130
-140
Div By 1
Div By 2
Div By 3
Div By 4
-150
-160
-170
-180
101
102
103
104
105
106
107
OFFSET FREQUENCY (Hz)
Pout vs. Div Ratio [4], (Single-Ended)
15
10
5
0
Div by 1
Div by 2
Div by 3
-5
Div by 4
-10
0
0.5
1
1.5
2
2.5
3
INPUT FREQUENCY (GHz)
Pout vs. Div Ratio [4], (Differential)
15
10
5
0
Div by 1
Div by 2
Div by 3
-5
Div by 4
-10
0
0.5
1
1.5
2
2.5
3
INPUT FREQUENCY (GHz)
[3] CTRL = +5V, Bias0 = 0V, Pin = +8 dBm @ 2 GHz
[4] CTRL = +5V, Bias0 = 0V, Pin = +4 dBm
IrneFfsoporomrnastpiiborinliitcyfueirsn,aisshdseuedmlebivdy ebAyrnyAalnoaaglonDgdeDveitcvoeicsepsislfaobrceitliesevuesoder, dtnooerbrfeosra:acnHcyuiirntaftrteiintgeaenmdMerneitclsiaroboflepw.atHeaonvwtseeovreCor,thoneorrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlicPaayhtioroensnuolret of:rtohm9er7wits8isue-s2eu.n5dS0epre-ca3infi3ycap4tiao3tnesntsourbFjpeaacttextno:t cr9higa7hnt8gse-o2wf Ai5thn0oaulo-tg3noD3tiec7vei3.ceNso.
oFOroanrteipoTrenicc,eh2,nodEleollgiivzyearWby,aeyat,nhPd.DOto.riBvpoelax,c9eC10ho6red,leNmross:rwfAoonroaddl,o, gMMADAe0v02ic01e68s22,-94In10c.6,
OPrhdoneer: O78n1--3li2n9e-4a7t00wwOwrd.ehritotnitlein.ecaotmwww.analog.com
2
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)