FRACTIONAL-N PLL. HMC820LP6CE Datasheet

HMC820LP6CE PLL. Datasheet pdf. Equivalent

Part HMC820LP6CE
Description FRACTIONAL-N PLL
Feature HMC820LP6CE v06.1211 FRACTIONAL-N PLLs w/ INTEGRATED VCO 1095 - 1275, 2190 - 2550, 4380 - 5100 MHz .
Manufacture Analog Devices
Datasheet
Download HMC820LP6CE Datasheet



HMC820LP6CE
HMC820LP6CE
v06.1211
FRACTIONAL-N PLLs w/ INTEGRATED VCO
1095 - 1275, 2190 - 2550, 4380 - 5100 MHz
Features
• Tri-band RF Bandwidth:
1095-1275, 2190-2550, 4380-5100 MHz
• Ultra Low Phase Noise
-105 dBc/Hz in Band Typ.
• Figure of Merit (FOM) -227 dBc/Hz
• <180 fs RMS Jitter
• 24-bit Step Size, Resolution 3 Hz typ
• Exact Frequency Mode
• Built in Digital Self Test
• 40 Lead 6x6 mm SMT Package: 36 mm2
Typical Applications
• Cellular/4G Infrastructure
7
• Repeaters and Femtocells
• Communications Test Equipment
• CATV Equipment
Functional Diagram
• Phased Array Applications
• DDS Replacement
• Very High Data Rate Radios
7-1
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroaodp4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3,C.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D



HMC820LP6CE
HMC820LP6CE
v06.1211
FRACTIONAL-N PLLs w/ INTEGRATED VCO
1095 - 1275, 2190 - 2550, 4380 - 5100 MHz
General Description
The HMC820LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) with an Integrated Voltage Controlled
Oscillator (VCO). The PLL consists of an integrated low noise VCO with a tri-band output, an autocalibration subsystem
for low voltage VCO tuning, a very low noise digital Phase Detector (PD), a precision controlled charge pump, a low
noise reference path divider and a fractional divider.
The fractional PLL features an advanced delta-sigma modulator design that allows both ultra-fine step sizes and low
spurious products. The phase detector (PD) features cycle slip prevention (CSP) technology to allow faster frequency
hopping times. Ultra low in-close phase noise and low spurious also allows wider loop bandwidths for faster frequency
hopping and low micro-phonics.
For theory of operation and register map refer to the “PLLs with Integrated VCOs - RF VCOs Operating Guide”. To
view the Operating Guide, please visit www.hittite.com and choose HMC820LP6CE from the “Search by Part
Number” pull down menu.
Electrical Specifications, TA = +25° C
VPPCP, VDDCP, VCC1, VCC2 = 5V ±4%; RVDD, AVDD, DVDD3V, VCCPD, VCCHF, VCCPS =
3.3V ±6% GNDCP = GNDLS = Ground Paddle = 0V
Parameter
Condition
Min.
Typ.
Max.
Units
RF Output Characteristics
VCO Frequency at PLL Input
4380
5100
MHz
RF Output Frequency at fVCO/2
RF Output Frequency at fVCO
RF Output Frequency at 2fVCO
RF Output Power at fVCO/2
RF Output Power at fVCO
RF Output Power at 2fVCO
VCO Tuning Sensitivity
Measured at fo, 2V
1095
1275
MHz
2190
2550
MHz
4380
5100
MHz
7.5
10
12.5
dBm
3
6.5
10
dBm
-9
-4
1
dBm
12
16
24
MHz/V
VCO Supply Pushing
Measured at fo, 2V
-2
1.5
MHz/V
RF Output fo/2 Harmonic
Doubler Mode
-22
-18
dBc
RF Output 3fo/2 Harmonic
Doubler Mode
-50
-41
dBc
RF Output 2nd Harmonic
fo/2/fo/2fo
-25 / -30 / -42 -20 / -19 / -36 dBc
RF Output 5fo/2 Harmonic
Doubler Mode
-60
-56
dBc
RF Output 3rd Harmonic
fo/2/fo/2fo
-27 / -40 / -60 -24 / -30 / -51 dBc
RF Output 7fo/2 Harmonic
Doubler Mode
-65
-61
dBc
RF Output 4th Harmonic
fo/2/fo/2fo
-30 / -50 / -68 -25 / -42 / -62 dBc
RF Divider Characteristics
19-Bit N-Divider Range (Integer)
Max = 219 - 1
524,287
19-Bit N-Divider Range (Fractional)
Fractional nominal divide ratio
varies (-3 / +4) dynamically max
524,283
REF Input Characteristics
Max Ref Input Frequency
Synthesizer phase noise can
degrade by about 5 dB when
operating with a reference
10
frequency near the low end of
this range.
50
200
MHz
Ref Input Range
AC Coupled
1
2
3.3
Vp-p
Ref Input Capacitance
5
pF
14-Bit R-Divider Range
1
16,383
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroaodp4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3,C.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D
7
7-2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)