FRACTIONAL-N PLL. HMC824LP6CE Datasheet

HMC824LP6CE PLL. Datasheet pdf. Equivalent

Part HMC824LP6CE
Description FRACTIONAL-N PLL
Feature HMC824LP6CE v05.1211 FRACTIONAL-N PLL WITH INTEGRATED VCO, 780 - 870 MHz Features • RF Bandwidth:.
Manufacture Analog Devices
Datasheet
Download HMC824LP6CE Datasheet



HMC824LP6CE
HMC824LP6CE
v05.1211
FRACTIONAL-N PLL WITH
INTEGRATED VCO, 780 - 870 MHz
Features
• RF Bandwidth: 780 to 870 MHz
• Ultra Low Phase Noise
-110 dBc/Hz in Band Typ.
• Figure of Merit (FOM) -227 dBc
• < 180 fs RMS Jitter
Typical Applications
• Cellular/4G Infrastructure
7
• Repeaters and Femtocells
• Communications Test Equipment
• CATV Equipment
Functional Diagram
• 24-bit Step Size, Resolution 3 Hz typ
• Exact Frequency Mode
• Built-in Digital Self Test
• 40 Lead 6x6mm SMT Package: 36mm2
• Phased Array Applications
• DDS Replacement
• Very High Data Rate Radios
7-1
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroaodp4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3,C.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D



HMC824LP6CE
v05.1211
HMC824LP6CE
FRACTIONAL-N SYNTHESIZER WITH
INTEGRATED VCO, 780 - 870 MHz
General Description
The HMC824LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) with an Integrated Voltage Controlled
Oscillator (VCO). The PLL consists of an integrated low noise VCO with divide-by-2 output, an autocalibration
subsystem for low voltage VCO tuning, a very low noise digital Phase Detector (PD), a precision controlled charge
pump, a low noise reference path divider and a fractional divider.
The fractional PLL features an advanced delta-sigma modulator design that allows both ultra-fine step sizes and
low spurious products. The phase detector (PD) features cycle slip prevention (CSP) technology to allow fas-
ter frequency hopping times. Ultra low in-close phase noise and low spurious also allows wider loop bandwidths for
faster frequency hopping and low micro-phonics.
For theory of operation and register map refer to the “PLLs with Integrated VCOs - RF VCOs Operating Guide”. To
view the Operating Guide, please visit www.hittite.com and choose HMC824LP6CE from the “Search by Part
Number” pull down menu.
Electrical Specifications, TA = +25° C
VPPCP, VDDCP, VCC1, VCC2 = 5V ±4%; RVDD, AVDD, DVDD3V, VCCPD, VCCHF, VCCPS =
3.3V ±6% GNDCP = GNDLS = Ground Paddle = 0V
Parameter
Condition
Min.
Typ.
Max.
Units
RF Output Characteristics
VCO Frequency at PLL Input
1560
1740
MHz
RF Output Frequency at fVCO/2
RF Output Power at fVCO/2
VCO Tuning Sensitivity
780
870
MHz
11
14
16.5
dBm
Measured at 2 GHz, 2V
15
MHz/V
VCO Supply Pushing
Measured at 2 GHz, 2V
-2
1.5
MHz/V
RF Output 2nd Harmonic
-25
dBc
RF Output 3rd Harmonic
-23
dBc
RF Output 4th Harmonic
-31
dBc
RF Divider Characteristics
19-Bit N-Divider Range (Integer)
Max = 219 - 1
16
524,287
19-Bit N-Divider Range (Fractional)
Fractional nominal divide ratio
varies (-3 / +4) dynamically max
20
524,283
REF Input Characteristics
Max Ref Input Frequency
Synthesizer phase noise can
degrade by about 5dB when
operating with a reference
10
frequency near the low end of
this range.
50
200
MHz
Ref Input Range
AC Coupled
1.5
2
3.3
Vpp
Ref Input Capacitance
5
pF
14-Bit R-Divider Range
1
16,383
Phase Detector (PD)
PD Frequency Fractional Feedback Mode
[1]
0.1
100
MHz
PD Frequency Fractional Feedforward Mode
(and Register 6 [17:16]= 10)
0.1
PD Frequency Integer Mode
[1]
0.1
80
MHz
125
MHz
Note 1: This maximum phase detector frequency can only be achieved if the minimum N value is respected. eg. In the case of fractional feedback
mode, the maximum PFD rate = fvco/20 or 100MHz, whichever is less.
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroaodp4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3,C.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D
7
7-2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)