DatasheetsPDF.com

P82B96 Dataheets PDF



Part Number P82B96
Manufacturers NXP
Logo NXP
Description Dual bidirectional bus buffer
Datasheet P82B96 DatasheetP82B96 Datasheet (PDF)

P82B96 Dual bidirectional bus buffer Rev. 8.1 — 20 December 2021 Product data sheet 1 General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations. It can interface I2Cbus logic signals to similar buses having different voltage and current levels. For example, it can interface to the 350 μA SMBus, to 3.3 V logic devices, and to 15 V levels and/or low-impedance lines to improve noise.

  P82B96   P82B96



Document
P82B96 Dual bidirectional bus buffer Rev. 8.1 — 20 December 2021 Product data sheet 1 General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations. It can interface I2Cbus logic signals to similar buses having different voltage and current levels. For example, it can interface to the 350 μA SMBus, to 3.3 V logic devices, and to 15 V levels and/or low-impedance lines to improve noise immunity on longer bus lengths. It achieves this interface without any restrictions on the normal I2C-bus protocols or clock speed. The IC adds minimal loading to the I2C-bus node, and loadings of the new bus or remote I2C-bus nodes are not transmitted or transformed to the local node. Restrictions on the number of I2C-bus devices in a system, or the physical separation between them, are virtually eliminated. Transmitting SDA and SCL signals via balanced transmission lines (twisted pairs) or with galvanic isolation (opto-coupling) is simple because separate directional Tx and Rx signals are provided. The Tx and Rx signals may be directly connected, without causing latching, to provide an alternative bidirectional signal line with I2C-bus properties. 2 Features • Bidirectional data transfer of I2C-bus signals • Isolates capacitance allowing 400 pF on Sx/Sy side and 4000 pF on Tx/Ty side • Tx/Ty outputs have 60 mA sink capability for driving low-impedance or high capacitive buses • 400 kHz operation over at least 20 meters of wire (see AN10148) • Supply voltage range of 2 V to 15 V with I2C-bus logic levels on Sx/Sy side independent of supply voltage • Splits I2C-bus signal into pairs of forward/reverse Tx/Rx, Ty/Ry signals for interface with opto-electrical isolators and similar devices that need unidirectional input and output signal paths. • Low power supply current • ESD protection exceeds 3500 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101 • Latch-up free (bipolar process with no latching structures) • Packages offered: SO8 and TSSOP8 3 Applications • Interface between I2C-buses operating at different logic levels (for example, 5 V and 3 V or 15 V) • Interface between I2C-bus and SMBus (350 µA) standard NXP Semiconductors P82B96 Dual bidirectional bus buffer • Simple conversion of I2C-bus SDA or SCL signals to multi-drop differential bus hardware, for example, via compatible PCA82C250 • Interfaces with opto-couplers to provide opto-isolation between I2C-bus nodes up to 400 kHz 4 Ordering information Table 1. Ordering information Type number Topside marking Package Name P82B96DP 82B96 TSSOP8 P82B96TD P82B96TD/S900 P82B96T P82B96T SO8 SO8 Description plastic thin shrink small outline package; 8 leads; body width 3 mm plastic small outline package; 8 leads; body width 3.9 mm plastic small outline package; 8 leads; body width 3.9 mm Version SOT505-1 SOT96-1 SOT96-1 4.1 Ordering options Table 2. Ordering options Type number Orderab.


MW7IC2240NBR1 P82B96 PCA9306


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)