Bus Buffer. SN74LVC126A-Q1 Datasheet

SN74LVC126A-Q1 Buffer. Datasheet pdf. Equivalent


Part SN74LVC126A-Q1
Description Quadruple Bus Buffer
Feature SN74LVC126A-Q1 www.ti.com ..........................................................................
Manufacture etcTI
Datasheet
Download SN74LVC126A-Q1 Datasheet


SN74LVC126A-Q1 www.ti.com ................................. SN74LVC126A-Q1 Datasheet
Recommendation Recommendation Datasheet SN74LVC126A-Q1 Datasheet




SN74LVC126A-Q1
SN74LVC126A-Q1
www.ti.com .................................................................................................................................................. SCAS763B – FEBRUARY 2004 – REVISED APRIL 2008
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS
FEATURES
1
Qualified for Automotive Applications
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max tpd of 4.7 ns at 3.3 V
Typical VOLP (Output Ground Bounce) <0.8 V at
VCC = 3.3 V, TA = 25°C
Typical VOHV (Output VOH Undershoot) >2 V at
VCC = 3.3 V, TA = 25°C
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
D OR PW PACKAGE
(TOP VIEW)
1OE 1
1A 2
1Y 3
2OE 4
2A 5
2Y 6
GND 7
14 VCC
13 4OE
12 4A
11 4Y
10 3OE
9 3A
8 3Y
DESCRIPTION/ORDERING INFORMATION
This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation.
The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the
associated output-enable (OE) input is low.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
TA
–40°C to 125°C
ORDERING INFORMATION(1)
PACKAGE (2)
ORDERABLE PART NUMBER
SOIC – D
Reel of 2500
SN74LVC126AQDRQ1
TSSOP – PW
Reel of 2000
SN74LVC126AQPWRQ1
TOP-SIDE MARKING
LC126AQ
LC126AQ
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
FUNCTION TABLE
(EACH BUFFER)
INPUTS
OE
A
H
H
H
L
L
X
OUTPUT
Y
H
L
Z
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004–2008, Texas Instruments Incorporated



SN74LVC126A-Q1
SN74LVC126A-Q1
SCAS763B – FEBRUARY 2004 – REVISED APRIL 2008 .................................................................................................................................................. www.ti.com
1OE 1
LOGIC DIAGRAM (POSITIVE LOGIC)
3OE 10
2
1A
3
1Y
9
3A
8
3Y
2OE 4
5
2A
6
2Y
4OE 13
12
4A
11
4Y
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VI
Input voltage range(2)
VO
Output voltage range(2)(3)
IIK
Input clamp current
IOK
Output clamp current
IO
Continuous output current
Continuous current through VCC or GND
θJA
Package thermal impedance(4)
Tstg Storage temperature range
VI < 0
VO < 0
D package
PW package
MIN
MAX UNIT
–0.5
6.5
V
–0.5
6.5
V
–0.5 VCC + 0.5
V
–50 mA
–50 mA
±50 mA
±100 mA
86
°C/W
113
–65
150
°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of VCC is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
2
Submit Documentation Feedback
Copyright © 2004–2008, Texas Instruments Incorporated
Product Folder Link(s): SN74LVC126A-Q1







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)