Document
ACT88321
®
Advanced PMIC with 3 Bucks, 2 LDOs,
and Load Bypass Switches
BENEFITS and FEATURES
• Wide input voltage range • Vin = 2.7V to 5.5V
• Complete integrated power solution • 4A DC/DC Step-Down (Buck) Regulator with Bypass Function • 4A DC/DC Step-Down (Buck) Regulator • 2A DC/DC Step-Down (Buck) Regulator • Two 390mA LDOs
• Space Savings • Fully integrated • High Fsw = 1.125MHz to 3.3MHz • Works with 0.47µH Inductor • Integrated sequencing
• Easy system level design • Configurable Sequencing • Multiple Wake up Triggers with GPIOs • Seamless Sequencing of External Supplies • Four Programmable GPIOs
• Buck 1 Bypass Mode for 3.3V system level compliance
• Highly configurable • uP interface for status reporting and controllability • Programmable Reset and Power Good GPIO’s • Flexible Sequencing Options • Multiple Sleep Modes
• I2C Interface – 1MHz
APPLICATIONS
• Solid-State Drives (SSD) • FPGA • Computer Vision • Portable Audio / Video
GENERAL DESCRIPTION
The ACT88321 PMIC is an integrated ActiveCiPSTM power management integrated circuit. It powers a wide range of processors, including solid-state drive applications, video processors, FPGA’s, wearables, peripherals, and microcontrollers. The ACT88321 is optimized for SSD and FPGA applications. A similar product, ACT88328, is optimized for video and wearables applications. The ACT88321 is highly flexible and can be reconfigured via I2C for multiple applications without the need for PCB changes. The low external component count and high configurability significantly speeds time to market. Examples of configurable options include output voltage, startup time, slew rate, system level sequencing, switching frequency, sleep modes, operating modes etc. ACT88321 is programmed at the factory with a default configuration. These settings can be optimized for a specific design through the I2C interface. The ACT88321 is available in several default configuration. Contact the factory for specific default configurations.
The core of the device includes three DC/DC step down converters using integrated power FETs, two low-dropout regulators (LDOs). Buck1 and LDO1 can be configured as a load switch. Buck1 is a peak current mode, fixed frequency DC-DC step down converter that is optimized for output voltage closes to the input voltage. Buck1 switches at either 1.125MHz or 2.25MHz, requiring only three small components for operation. Buck2 and Buck3 use an asynchronous constant on-time, ACOT, control architecture to optimize the load transient response with smaller output capacitors. The LDOs only require small ceramic capacitors. All outputs are highly configurable via the I2C interface.
The ACT88321 PMIC is available in a 2.18 x 2.58 mm 30 ball WLCSP package.
Datasheet Rev. A, October 27, 2020 | Subject to change without notice
1 of 52
www.qorvo.com
®
TYPICAL APPLICATION DIAGRAM
ACT88321 Advanced PMIC with 3 Bucks, 2 LDOs,
and Load Bypass Switches
2.7V ~ 5.5V Input
BUCK1 4A
BUCK2 4A
External DC/DC
PG ENABLE
ACT88321
BUCK3 2A
LDO1 300mA 1A Load Switch
LDO2 300mA SCL SDA GPIOs
SOC
Datasheet Rev. A. October 27, 2020 | Subject to change without notice
2 of 52
www.qorvo.com
ACT88321 Advanced PMIC with 3 Bucks, 2 LDOs,
®
and Load Bypass Switches
FUNCTIONAL BLOCK DIAGRAM
AVIN 1µF
SCL
SDA
GPIO1
Digital GPIO2
Controller
GPIO3
GPIO4
GPIO7
External EN SMPS PG
GPIO5 GPIO6
LDO Input
VIN_LDO
1µF
LDO1 1µF
AVIN
LDO2 1µF
FB_B1 Vref
Buck1/ Bypass Controller
Digital Core
FB_B2 Vref
Buck2 Controller
Vref
FB
Vref
FB_B3 Vref
Buck3 Controller
FB
ACT88321
Input Rail
VIN_B1
10µF 0.47µH
SW_B1
FB_B1
2x 22µF
PGND1
VIN_B2 Input Rail
10µF 0.47µH
SW_B2
FB_B2
22µF
PGND2
VIN_B3 Input Rail
10µF 0.47µH
SW_B3
FB_B3
10µF
PGND3
AGND
Datasheet Rev. A. October 27, 2020 | Subject to change without notice
3 of 52
www.qorvo.com
ACT88321 Advanced PMIC with 3 Bucks, 2 LDOs,
®
and Load Bypass Switches
ORDERING INFORMATION
PART NUMBER
ACT88321VU101-T
VOUT1
2.9V
VOUT2
0.93V
VOUT3
1.8V
VLDO1
LSW
VLDO2
1.8V
7-bit I2C Address
0x25h
Package
30 pin WLCSP
ACT88321VUxxx-T
Product Number Package Code Pin Count CMI Option Tape and Reel
Note 1: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity required. Note 2: All Qorvo components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards. Note 3: Package Code designator. “V” represents CSP. Note 4: Pin Count designator. “U” represents 30 pins. Note 5: “xxx” represents the CMI (Code Matrix Index) option The CMI identifies the IC’s default register settings.
Datasheet Rev. A. October 27, 2020 | Subject to change without notice
4 of 52
www.qorvo.com
®
PIN CONFIGURATION – WLCSP
ACT88321 Advanced PMIC w.