DatasheetsPDF.com

Schmitt trigger. 74HC132D Datasheet

DatasheetsPDF.com

Schmitt trigger. 74HC132D Datasheet






74HC132D trigger. Datasheet pdf. Equivalent




74HC132D trigger. Datasheet pdf. Equivalent





Part

74HC132D

Description

Quad 2-input NAND Schmitt trigger



Feature


74HC132; 74HCT132 Quad 2-input NAND Schm itt trigger Rev. 6 — 16 July 2019 Pr oduct data sheet 1. General descriptio n The 74HC132; 74HCT132 is a quad 2-inp ut NAND gate with Schmitt-trigger input s. Inputs include clamp diodes. This en ables the use of current limiting resis tors to interface inputs to voltages in excess of VCC. Schmitt trigger inputs transform slowly cha.
Manufacture

nexperia

Datasheet
Download 74HC132D Datasheet


nexperia 74HC132D

74HC132D; nging input signals into sharply defined jitter-free output signals. 2. Featur es and benefits • Complies with JEDEC standard no. 7A • ESD protection: HBM JESD22-A114F exceeds 2000 V • M M JESD22-A115-A exceeds 200 V • Multi ple package options • Specified from −40 °C to +85 °C and from −40 °C to +125 °C 3. Applications • Wave and pulse shapers • Astable multivibrato.


nexperia 74HC132D

rs • Monostable multivibrators 4. Ord ering information Table 1. Ordering in formation Type number Package Temperatu re range 74HC132D -40 °C to +125 °C 7 4HCT132D 74HC132DB -40 °C to +125 °C 74HCT132DB 74HC132PW -40 °C to +125 ° C 74HCT132PW 74HC132BQ -40 °C to +125 °C Name SO14 SSOP14 TSSOP14 DHVQFN14 Description plastic small outline pack age; 14 leads; body width 3..


nexperia 74HC132D

9 mm plastic shrink small outline packag e; 14 leads; body width 5.3 mm plastic thin shrink small outline package; 14 l eads; body width 4.4 mm plastic dual in -line compatible thermal enhanced very thin quad flat package; no leads; 14 te rminals; body 2.5 × 3 × 0.85 mm Vers ion SOT108-1 SOT337-1 SOT402-1 SOT762-1 Nexperia 5. Functional diagram 1 1A 2 1B 1Y 3 4 2A 5 .

Part

74HC132D

Description

Quad 2-input NAND Schmitt trigger



Feature


74HC132; 74HCT132 Quad 2-input NAND Schm itt trigger Rev. 6 — 16 July 2019 Pr oduct data sheet 1. General descriptio n The 74HC132; 74HCT132 is a quad 2-inp ut NAND gate with Schmitt-trigger input s. Inputs include clamp diodes. This en ables the use of current limiting resis tors to interface inputs to voltages in excess of VCC. Schmitt trigger inputs transform slowly cha.
Manufacture

nexperia

Datasheet
Download 74HC132D Datasheet




 74HC132D
74HC132; 74HCT132
Quad 2-input NAND Schmitt trigger
Rev. 6 — 16 July 2019
Product data sheet
1. General description
The 74HC132; 74HCT132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include
clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in
excess of VCC. Schmitt trigger inputs transform slowly changing input signals into sharply defined
jitter-free output signals.
2. Features and benefits
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from −40 °C to +85 °C and from −40 °C to +125 °C
3. Applications
Wave and pulse shapers
Astable multivibrators
Monostable multivibrators
4. Ordering information
Table 1. Ordering information
Type number Package
Temperature range
74HC132D -40 °C to +125 °C
74HCT132D
74HC132DB -40 °C to +125 °C
74HCT132DB
74HC132PW -40 °C to +125 °C
74HCT132PW
74HC132BQ -40 °C to +125 °C
Name
SO14
SSOP14
TSSOP14
DHVQFN14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1




 74HC132D
Nexperia
5. Functional diagram
1 1A
2 1B
1Y 3
4 2A
5 2B
2Y 6
9 3A
10 3B
3Y 8
12 4A
13 4B
Fig. 1. Logic symbol
4Y 11
mna407
1
&
3
2
4
&
6
5
9
&
8
10
12
&
11
13
mna408
Fig. 2. IEC logic symbol
6. Pinning information
74HC132; 74HCT132
Quad 2-input NAND Schmitt trigger
A
Y
B
mna409
Fig. 3. Logic diagram
(one Schmitt trigger)
6.1. Pinning
1A 1
1B 2
1Y 3
2A 4
2B 5
2Y 6
GND 7
14 VCC
13 4B
12 4A
132
11 4Y
10 3B
9 3A
8 3Y
mna406
Fig. 4. Pin configuration SOT108-1 (SO14),
SOT337-1 (SSOP14) and SOT402-1 (TSSOP14)
74HC132
terminal 1
index area
1B 2
1Y 3
2A 4
2B 5
2Y 6
GND(1)
13 4B
12 4A
11 4Y
10 3B
9 3A
aaa-030172
Transparent top view
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
Fig. 5. Pin configuration SOT762-1 (DHVQFN14)
74HC_HCT132
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 16 July 2019
© Nexperia B.V. 2019. All rights reserved
2 / 17




 74HC132D
Nexperia
74HC132; 74HCT132
Quad 2-input NAND Schmitt trigger
6.2. Pin description
Table 2. Pin description
Symbol
1A to 4A
1B to 4B
1Y to 4Y
GND
VCC
Pin
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
14
Description
data input
data input
data output
ground (0 V)
supply voltage
7. Functional description
Table 3. Function table [1]
Input
nA
nB
L
L
L
H
H
L
H
H
[1] H = HIGH voltage level; L = LOW voltage level
Output
nY
H
H
H
L
8. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min Max Unit
VCC
IIK
IOK
IO
ICC
IGND
Tstg
Ptot
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
VI < -0.5 V or VI > VCC + 0.5 V
VO < -0.5 V or VO > VCC + 0.5 V
-0.5 V < VO < VCC + 0.5 V
-0.5
[1] -
[1] -
-
-
-50
-65
[2] -
+7 V
±20 mA
±20 mA
±25 mA
50 mA
- mA
+150 °C
500 mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.
For SOT337-1 (SSOP14) packages: Ptot derates linearly with 7.3 mW/K above 81 °C.
For SOT402-1 (TSSOP14) packages: Ptot derates linearly with 7.3 mW/K above 81 °C.
For SOT762-1 (DHVQFN14) packages: Ptot derates linearly with 9.6 mW/K above 98 °C.
74HC_HCT132
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 16 July 2019
© Nexperia B.V. 2019. All rights reserved
3 / 17



Recommended third-party 74HC132D Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)