Bus Switch. TC7MB3125CFTG Datasheet

TC7MB3125CFTG Switch. Datasheet pdf. Equivalent

TC7MB3125CFTG Datasheet
Recommendation TC7MB3125CFTG Datasheet
Part TC7MB3125CFTG
Description Low Capacitance Quad Bus Switch
Feature TC7MB3125CFTG; TC7MB3125C,3126CFT/FK/FTG TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7MB3125CFT, T.
Manufacture Toshiba
Datasheet
Download TC7MB3125CFTG Datasheet




Toshiba TC7MB3125CFTG
TC7MB3125C,3126CFT/FK/FTG
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC7MB3125CFT, TC7MB3125CFK, TC7MB3125CFTG
TC7MB3126CFT, TC7MB3126CFK, TC7MB3126CFTG
Low Capacitance Quad Bus Switch
The TC7MB3125C, TC7MB3126C is a Low ON-resistance / Low
Capacitance CMOS 4bit Bus Switch. The low on-resistance of the
switch allows connections to be made with minimal propagation
delay time.
The TC7MB3125C requires the output enable ( OE ) input to be
set high to place the output into the high impedance state,whereas
the TC7MB3126C requires the output enable (OE) input to be set
low to place the output into the high impedance.
All inputs are equipped with protection circuits against static
discharge.
Features
Operating voltage: VCC = 4.0 to 5.5 V
On-capacitance: CI/O = 7 pF Switch On (typ.) @ VCC = 5 V
On-resistance: RON = 3 (typ.) @ VCC=4.5 V, VIS = 0 V
ESD performance: Machine model ≥ ±200 V
Human body model ≥ ±2000 V
Compatible with TTL outputs (control inputs)
Power-down protection for inputs (OE, OE and I/O)
Package: TSSOP14,VSSOP14 (US14), VQON16
Note: When mounting VQON package, the type of recommended
flux is RA or RMA.
TC7MB3125CFT, TC7MB3126CFT
TC7MB3125CFK, TC7MB3126CFK
TC7MB3125CFTG, TC7MB3126CFTG
VQON16-P-0303-0.50
Weight
TSSOP14-P-0044-0.65A
VSSOP14-P-0030-0.50
VQON16-P-0303-0.50
: 0.06 g (typ.)
: 0.02 g (typ.)
: 0.013 g(typ.)
Start of commercial production
2010-10
1
2014-03-01



Toshiba TC7MB3125CFTG
Pin Assignment (top view)
TC7MB3125C
FT (TSSOP14-P-0044-0.65A)
FK (VSSOP14-P-0030-0.50)
1OE 1
A1 2
B1 3
2OE 4
A2 5
B2 6
GND 7
14 VCC
13 4OE
12 A4
11 B4
10 3OE
9 A3
8 B3
TC7MB3126C
FT (TSSOP14-P-0044-0.65A)
FK (VSSOP14-P-0030-0.50)
1OE 1
A1 2
B1 3
2OE 4
A2 5
B2 6
GND 7
14 VCC
13 4OE
12 A4
11 B4
10 3OE
9 A3
8 B3
Truth Table
Inputs (3125C)
OE
L
H
Inputs (3126C)
OE
Function
H
A port = B port
L
Disconnect
System Diagram
TC7MB3125C
An
Bn
nOE
TC7MB3125C,3126CFT/FK/FTG
FTG (VQON16-P-0303-0.50)
1OE NC VCC 4OE
16 15 14 13
A1 1
B1 2
2OE 3
A2 4
12 A4
11 B4
10 3OE
9 A3
56 7 8
B2 GND NC B3
FTG (VQON16-P-0303-0.50)
1OE NC VCC 4OE
16 15 14 13
A1 1
B1 2
2OE 3
A2 4
12 A4
11 B4
10 3OE
9 A3
56 7 8
B2 GND NC B3
TC7MB3126C
An
Bn
nOE
(n=1,2,3,4)
2
(n=1,2,3,4)
2014-03-01



Toshiba TC7MB3125CFTG
TC7MB3125C,3126CFT/FK/FTG
Absolute Maximum Ratings (Note)
Characteristic
Symbol
Rating
Unit
Power supply range
VCC
0.5 to 7
V
Control pin input voltage ( OE ,OE)
VIN
0.5 to 7
V
Switch terminal I/O voltage
VS
0.5 to 7
V
Clump diode current
IIK
50
mA
Switch I/O current
IS
50
mA
Power dissipation
PD
180
mW
DC VCC/GND current
ICC/IGND
±100
mA
Storage temperature
Tstg
65 to 150
°C
Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even
destruction
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even
if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum
ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Operating Ranges (Note)
Characteristic
Symbol
Rating
Unit
Power supply voltage
Control pin input voltage
Switch I/O voltage
Operating temperature
Input rise and fall time
( OE ,OE)
VCC
VIN
VS
Topr
dt/dv
4.0 to 5.5
0 to 5.5
0 to 5.5
40 to 85
0 to 10
V
V
V
°C
ns/V
Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused control pin inputs must be tied to either VCC or GND.
Leave unused switch I/O pins open.
3
2014-03-01







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)