PWM Switcher. TPS54310 Datasheet

TPS54310 Switcher. Datasheet pdf. Equivalent

TPS54310 Datasheet
Recommendation TPS54310 Datasheet
Part TPS54310
Description 3-A Output Synchronous-Buck PWM Switcher
Feature TPS54310; Product Folder Order Now Technical Documents Tools & Software Support & Community TPS54310 SLVS.
Manufacture etcTI
Datasheet
Download TPS54310 Datasheet




Texas Instruments TPS54310
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
TPS54310
SLVS412F – DECEMBER 2001 – REVISED APRIL 2019
TPS54310 3-V to 6-V Input, 3-A Output Synchronous-Buck PWM Switcher
With Integrated FETs
1 Features
1 60-mMOSFET switches for high efficiency at 3-
A continuous output source or sink current
• Adjustable output voltage down to 0.9 V With 1%
accuracy
• Externally compensated for design flexibility
• Fast transient response
• Wide PWM frequency: fixed 350 kHz, 550 kHz, or
adjustable 280 kHz to 700 kHz
• Load protected by peak current limit and thermal
shutdown
• Integrated solution reduces board area and total
cost
2 Applications
• Low-voltage, high-density systems with power
distributed at 5 V or 3.3 V
• Point-of-load regulation for high
performance DSPs, FPGAs, ASICs, and
microprocessors
• Broadband, networking and optical
communications infrastructure
• Portable computing/notebook PCs
3 Description
As a member of one of TI's families of dc/dc
regulators, the TPS54310 low-input-voltage high-
output-current synchronous-buck PWM converter
integrates all required active components. Included
on the substrate with the listed features are a true,
high performance, voltage error amplifier that
provides high performance under transient conditions;
an undervoltage-lockout circuit to prevent start-up
until the input voltage reaches 3 V; an internally and
externally set slow-start circuit to limit in-rush
currents; and a power good output useful for
processor/logic reset, fault signaling, and supply
sequencing.
The TPS54310 device is available in a thermally
enhanced 20-pin HTSSOP (PWP) PowerPAD™
package, which eliminates bulky heatsinks. TI
provides evaluation modules to aid in quickly
achieving high- performance power supply designs to
meet aggressive equipment development cycles.
Device Information(1)
PART NUMBER PACKAGE
BODY SIZE (NOM)
TPS54310
HTSSOP
PowerPAD (20)
6.40 mm × 6.30 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Input
Simplified Schematic
VIN
PH
TPS54310
BOOT
PGND
VBIAS VSENSE
AGND COMP
Output
Efficiency vs Load Current
96
94
92
90
88
86
84
TA = 25°C
82 VI = 5 V
VO = 3.3 V
80
0 0.5 1 1.5 2 2.5 3
Load Current − A
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.



Texas Instruments TPS54310
TPS54310
SLVS412F – DECEMBER 2001 – REVISED APRIL 2019
www.ti.com
Table of Contents
1 Features .................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History..................................................... 2
5 Device Comparison Table..................................... 3
6 Pin Configuration and Functions ......................... 3
7 Specifications......................................................... 4
7.1 Absolute Maximum Ratings ...................................... 4
7.2 ESD Ratings.............................................................. 4
7.3 Recommended Operating Conditions....................... 4
7.4 Thermal Information .................................................. 4
7.5 Dissipation Ratings .................................................. 5
7.6 Electrical Characteristics........................................... 5
7.7 Typical Characteristics .............................................. 7
8 Detailed Description .............................................. 9
8.1 Overview ................................................................... 9
8.2 Functional Block Diagram ......................................... 9
8.3 Feature Description................................................... 9
8.4 Device Functional Modes........................................ 12
9 Application and Implementation ........................ 13
9.1 Application Information............................................ 13
9.2 Typical Application ................................................. 13
10 Power Supply Recommendations ..................... 18
11 Layout................................................................... 18
11.1 Layout Guidelines ................................................. 18
11.2 Layout Example .................................................... 19
12 Device and Documentation Support ................. 20
12.1 Related DC/DC Products ...................................... 20
12.2 Receiving Notification of Documentation Updates 20
12.3 Community Resources.......................................... 20
12.4 Trademarks ........................................................... 20
12.5 Electrostatic Discharge Caution ............................ 20
12.6 Glossary ................................................................ 20
13 Mechanical, Packaging, and Orderable
Information ........................................................... 20
4 Revision History
Changes from Revision E (November 2014) to Revision F
Page
• Editorial updates only; no technical changes ........................................................................................................................ 1
Changes from Revision D (February 2007) to Revision E
Page
• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
2
Submit Documentation Feedback
Product Folder Links: TPS54310
Copyright © 2001–2019, Texas Instruments Incorporated



Texas Instruments TPS54310
www.ti.com
5 Device Comparison Table
DEVICE
TPS54311
TPS54312
TPS54313
OUTPUT VOLTAGE
0.9 V
1.2 V
1.5 V
DEVICE
TPS54314
TPS54315
TPS54316
TPS54310
SLVS412F – DECEMBER 2001 – REVISED APRIL 2019
OUTPUT VOLTAGE
1.8 V
2.5 V
3.3 V
DEVICE
TPS54372
TPS54373
TPS54380
OUTPUT VOLTAGE
DDR/Adjustable
Prebias/Adjustable
Sequencing/Adjustable
6 Pin Configuration and Functions
AGND
VSENSE
COMP
PWRGD
BOOT
PH
PH
PH
PH
PH
PWP PACKAGE
20-PINs
Top View
1
20
2
19
3
18
4
17
5
16
6
15
7
14
8
13
9
12
10
11
RT
SYNC
SS/ENA
VBIAS
VIN
VIN
VIN
PGND
PGND
PGND
PIN
NAME
NO.
AGND
1
BOOT
COMP
PGND
PH
PWRGD
RT
SS/ENA
5
3
11–13
6–10
4
20
18
SYNC
19
VBIAS
VIN
VSENSE
17
14–16
2
Pin Functions
DESCRIPTION
Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor
and SYNC pin. Make PowerPAD connection to AGND.
Bootstrap input. 0.022-µF to 0.1-µF low-ESR capacitor connected from BOOT to PH generates floating drive for the
high-side FET driver.
Error amplifier output. Connect compensation network from COMP to VSENSE.
Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper
areas to the input and output supply returns, and negative terminals of the input and output capacitors.
Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.
Power good open drain output. High when VSENSE 90% Vref, otherwise PWRGD is low. Note that output is low
when SS/ENA is low or internal shutdown signal active.
Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, fs.
Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and
capacitor input to externally set the start-up time.
Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin
select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor
must be connected to the RT pin.
Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a
high quality, low ESR 0.1-µF to 1.0-µF ceramic capacitor.
Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to
device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.
Error amplifier inverting input.
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: TPS54310
Submit Documentation Feedback
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)