DatasheetsPDF.com

D-A Converters. TLV5633C Datasheet

DatasheetsPDF.com

D-A Converters. TLV5633C Datasheet






TLV5633C Converters. Datasheet pdf. Equivalent




TLV5633C Converters. Datasheet pdf. Equivalent





Part

TLV5633C

Description

Low Power 12-Bit D-A Converters



Feature


www.ti.com TLV5633C PW DW TLV5633I SLAS190C – MARCH 1999 – REVISED SEP TEMBER 2006 2.7 V TO 5.5 V LOW POWER 1 2-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN FEA TURES • 12-Bit Voltage Output DAC • Programmable Internal Reference • Pr ogrammable Settling Time vs Power Consu mption – 1 µs in Fast Mode – 3.5 s in Slow Mode • 8-Bit µControlle.
Manufacture

Texas Instruments

Datasheet
Download TLV5633C Datasheet


Texas Instruments TLV5633C

TLV5633C; r Compatible Interface • Differential Nonlinearity . . . <0.5 LSB Typ • Vol tage Output Range . . . 2x the Referenc e Voltage • Monotonic Over Temperatur e DW OR PW PACKAGE (TOP VIEW) D2 1 D3 2 D4 3 D5 4 D6 5 D7 6 A1 7 A0 8 SPD 9 DVDD 10 20 D1 19 D0 18 CS 17 WE 16 LDA C 15 PWR 14 AGND 13 OUT 12 REF 11 AVDD APPLICATIONS • Digital Servo Control Loops • Digital Offset an.


Texas Instruments TLV5633C

d Gain Adjustment • Industrial Process Control • Machine and Motion Control Devices • Mass Storage Devices DESC RIPTION The TLV5633 is a 12-bit voltage output digital- to-analog converter (D AC) with an 8-bit microcontroller compa tible parallel interface. The 8 LSBs, t he 4 MSBs, and 5 control bits are writt en using three different addresses. Dev eloped for a wide range .


Texas Instruments TLV5633C

of supply voltages, the TLV5633 can be o perated from 2.7 V to 5.5 V. The resist or string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A (slow mod e: AB) output stage to improve stabilit y and reduce settling time. The program mable settling time of the DAC allows t he designer to optimize speed versus po wer dissipation. W.

Part

TLV5633C

Description

Low Power 12-Bit D-A Converters



Feature


www.ti.com TLV5633C PW DW TLV5633I SLAS190C – MARCH 1999 – REVISED SEP TEMBER 2006 2.7 V TO 5.5 V LOW POWER 1 2-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN FEA TURES • 12-Bit Voltage Output DAC • Programmable Internal Reference • Pr ogrammable Settling Time vs Power Consu mption – 1 µs in Fast Mode – 3.5 s in Slow Mode • 8-Bit µControlle.
Manufacture

Texas Instruments

Datasheet
Download TLV5633C Datasheet




 TLV5633C
www.ti.com
TLV5633C
PW
DW
TLV5633I
SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN
FEATURES
12-Bit Voltage Output DAC
Programmable Internal Reference
Programmable Settling Time vs Power
Consumption
– 1 µs in Fast Mode
– 3.5 µs in Slow Mode
8-Bit µController Compatible Interface
Differential Nonlinearity . . . <0.5 LSB Typ
Voltage Output Range . . . 2x the Reference
Voltage
Monotonic Over Temperature
DW OR PW PACKAGE
(TOP VIEW)
D2 1
D3 2
D4 3
D5 4
D6 5
D7 6
A1 7
A0 8
SPD 9
DVDD 10
20 D1
19 D0
18 CS
17 WE
16 LDAC
15 PWR
14 AGND
13 OUT
12 REF
11 AVDD
APPLICATIONS
Digital Servo Control Loops
Digital Offset and Gain Adjustment
Industrial Process Control
Machine and Motion Control Devices
Mass Storage Devices
DESCRIPTION
The TLV5633 is a 12-bit voltage output digital- to-analog converter (DAC) with an 8-bit microcontroller
compatible parallel interface. The 8 LSBs, the 4 MSBs, and 5 control bits are written using three different
addresses. Developed for a wide range of supply voltages, the TLV5633 can be operated from 2.7 V to 5.5 V.
The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A
(slow mode: AB) output stage to improve stability and reduce settling time. The programmable settling time of
the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable
precision voltage reference, the TLV5633 simplifies overall system design. Because of its ability to source up to
1 mA, the internal reference can also be used as a system reference. The settling time and the reference
voltage can be chosen by a control register.
Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is
available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.
TA
0°C to 70°C
-40°C to 85°C
AVAILABLE OPTIONS
PACKAGE (1)
SOIC (DW)
TLV5633CDW
TLV5633IDW
TSSOP (PW)
TLV5633CPW
TLV5633IPW
(1) For the most current package and ordering information, see the Package Option Addendum at the end
of this document, or see the TI Web site at www.ti.com.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
MCS is a registered trademark of Intel Corporation .
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1999–2006, Texas Instruments Incorporated




 TLV5633C
TLV5633C
TLV5633I
SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
FUNCTIONAL BLOCK DIAGRAM
REF AGND DVDD
AVDD
SPD
PWR
A(0,1)
CS
WE
Power-On
Reset
2
Interface
Control
PGA With
Output Enable
Voltage
Bandgap
Powerdown
and Speed
Control
5
2
5-Bit
Control
Latch
4
4-Bit
4
DAC MSW
Holding
Latch
12
12
12-Bit
DAC
Register
8
8-Bit
8
DAC LSW
Holding
Latch
D(0-7)
LDAC
TERMINAL
NAME
NO.
A1, A0
7, 8
AGND
14
AVDD
11
CS
18
D0-D1
19, 20
D2-D7
1-6
DVDD
10
LDAC
16
OUT
13
PWR
15
REF
12
SPD
9
WE
17
Terminal Functions
I/O/P
DESCRIPTION
I
Address input
P Ground
P Positive power supply (analog part)
I
Chip select. Digital input active low, used to enable/disable inputs
I
Data input
I
Data input
P Positive power supply (digital part)
I
Load DAC. Digital input active low, used to load DAC output
O DAC analog voltage output
I
Power down. Digital input active low
I/O Analog reference voltage input/output
I
Speed select. Digital input
I
Write enable. Digital input active low, used to latch data
x2
OUT
2
Submit Documentation Feedback




 TLV5633C
www.ti.com
TLV5633C
TLV5633I
SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1)
Supply voltage (DVDD, AVDD to AGND)
Supply voltage difference range, AVDD - DVDD
Reference input voltage range
Digital input voltage range
Operating free-air temperature range, TA
TLV5633C
TLV5633I
Storage temperature range, Tstg
UNIT
7V
-2.8 V to 2.8 V
-0.3 V to VDD + 0.3 V
-0.3 V to VDD + 0.3 V
0°C to 70°C
-40°C to 85°C
-65°C to 150°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
Supply voltage, DVDD, AVDD
5-V operation
3-V operation
Supply voltage difference, VDD = AVDD - DVDD
Power on reset voltage, POR
High-level digital input voltage, VIH
DVDD = 2.7 V
DVDD = 5.5 V
Low-level digital input voltage, VIL
DVDD = 2.7 V
DVDD = 5.5 V
Reference voltage, Vref to REF terminal (5-V supply) (1)
Reference voltage, Vref to REF terminal (3-V supply) (1)
Load resistance, RL
Load capacitance, CL
Operating free-air temperature, TA
TLV5633C
TLV5633I
MIN NOM
4.5
5
2.7
3
0
0
0.55
2
2.4
AGND
AGND
2
2.048
1.024
0
-40
MAX
5.5
3.3
0
2
0.6
1
AVDD-1.5
AVDD-1.5
100
70
85
UNIT
V
V
V
V
V
V
V
V
k
pF
°C
(1) Due to the x2 output buffer, a reference input voltage AVDD/2 causes clipping of the transfer function. The output buffer of the internal
reference must be disabled, if an external reference is used.
Submit Documentation Feedback
3






Recommended third-party TLV5633C Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)