DatasheetsPDF.com

POWER AMPLIFIER. TPA3125D2 Datasheet

DatasheetsPDF.com

POWER AMPLIFIER. TPA3125D2 Datasheet






TPA3125D2 AMPLIFIER. Datasheet pdf. Equivalent




TPA3125D2 AMPLIFIER. Datasheet pdf. Equivalent





Part

TPA3125D2

Description

10-W STEREO CLASS-D AUDIO POWER AMPLIFIER

Manufacture

Texas Instruments

Datasheet
Download TPA3125D2 Datasheet


Texas Instruments TPA3125D2

TPA3125D2; TPA3125D2 www.ti.com .................. ....................................... ....................................... ....................................... ....................................... ............. SLOS611 – DECEMBER 2008 10-W STEREO CLASS-D AUDIO POWER AMPLIF IER FEATURES 1 •234 10-W/Ch (stereo SE) into an 8-Ω Load From a 24-V Supp ly • 20-W/Ch (mono BTL) .


Texas Instruments TPA3125D2

into an 8-Ω Load from a 24-V Supply Operates From 10 V to 26 V • Operat es From +24 V LCD Backlight Supply • Efficient Class-D Operation Eliminates Need for Heat Sinks • Four Selectable , Fixed-Gain Settings • Single-Ended Analog Inputs • Thermal and Short-Cir cuit Protection With Auto Recovery • 20-Pin DIP Package • Advanced Power-O ff Pop Reduction APPLICATIONS • Fla.


Texas Instruments TPA3125D2

t Panel Televisions • DLP® TVs • CR T TVs • Powered Speakers DESCRIPTION The TPA3125D2 is a 10-W (per channel), efficient, class-D audio power amplifie r for driving stereo speakers in a sing le-ended configuration; or, a mono spea ker in a bridge-tied-load configuration . The TPA3125D2 can drive stereo speake rs as low as 4 Ω. The efficiency of t he TPA3125D2 eliminates the.



Part

TPA3125D2

Description

10-W STEREO CLASS-D AUDIO POWER AMPLIFIER

Manufacture

Texas Instruments

Datasheet
Download TPA3125D2 Datasheet




 TPA3125D2
TPA3125D2
www.ti.com ........................................................................................................................................................................................... SLOS611 – DECEMBER 2008
10-W STEREO CLASS-D AUDIO POWER AMPLIFIER
FEATURES
1
234 10-W/Ch (stereo SE) into an 8-Load From a
24-V Supply
20-W/Ch (mono BTL) into an 8-Load from a
24-V Supply
Operates From 10 V to 26 V
Operates From +24 V LCD Backlight Supply
Efficient Class-D Operation Eliminates Need
for Heat Sinks
Four Selectable, Fixed-Gain Settings
Single-Ended Analog Inputs
Thermal and Short-Circuit Protection With
Auto Recovery
20-Pin DIP Package
Advanced Power-Off Pop Reduction
APPLICATIONS
Flat Panel Televisions
DLP® TVs
CRT TVs
Powered Speakers
DESCRIPTION
The TPA3125D2 is a 10-W (per channel), efficient,
class-D audio power amplifier for driving stereo
speakers in a single-ended configuration; or, a mono
speaker in a bridge-tied-load configuration. The
TPA3125D2 can drive stereo speakers as low as 4 .
The efficiency of the TPA3125D2 eliminates the need
for an external heat sink when playing music. The
gain of the amplifier is controlled by two gain select
pins. The gain selections are 20, 26, 32, and 36 dB.
The patented start-up and shutdown sequences
minimize pop noise in the speakers without additional
circuitry.
The thru-hole package allows placement on
single-sided printed circuit boards.
SIMPLIFIED APPLICATION CIRCUIT
Left Channel
Right Channel
1 mF
1 mF
1 mF
TPA3125D2
0.22 mF
LIN
BSR
33 mH
RIN
ROUT
PGNDR
0.22 mF
BYPASS
AGND
PGNDL
LOUT
BSL
0.22 mF
33 mH
0.22 mF
470 mF
470 mF
10 V to 26 V
AVCC
PVCCL
PVCCR
10 V to 26 V
Shutdown Control
VCLAMP
SD
1 mF
Mute Control
MUTE
GAIN0
GAIN1
4-Step Gain Control
S0267-02
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DLP is a registered trademark of Texas Instruments.
2
System Two, Audio Precision are trademarks of Audio Precision, Inc.
3
All other trademarks are the property of their respective owners.
4
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008, Texas Instruments Incorporated





 TPA3125D2
TPA3125D2
SLOS611 – DECEMBER 2008 ........................................................................................................................................................................................... www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DUAL INLINE PACKAGE
(TOP VIEW)
PVCCL 1
SD 2
MUTE 3
LIN 4
RIN 5
BYPASS 6
AGND 7
AGND 8
VCLAMP 9
PVCCR 10
20 PGNDL
19 LOUT
18 BSL
17 AVCC
16 AVCC
15 GAIN0
14 GAIN1
13 BSR
12 ROUT
11 PGNDR
TERMINAL
NAME
20-PIN
(DIP)
PVCCL
1
SD
2
MUTE
LIN
RIN
BYPASS
AGND
AGND
VCLAMP
PVCCR
PGNDR
ROUT
BSR
GAIN1
GAIN0
AVCC
BSL
LOUT
PGNDL
3
4
5
6
7
8
9
10
11
12
13
14
15
16, 17
18
19
20
Table 1. TERMINAL FUNCTIONS
I/O
DESCRIPTION
Power supply for left channel H-bridge.
I
Shutdown signal for IC (low = outputs disabled, high = operational). TTL logic levels with
compliance to AVCC.
I
Mute signal for quick disable/enable of outputs (high = outputs switch at 50% duty cycle; low =
outputs enabled). TTL logic levels with compliance to AVCC.
I Audio input for left channel.
I Audio input for right channel.
O
Reference for pre-amplifier inputs. Nominally equal to AVCC/8. Also controls start-up time via
external capacitor sizing.
Analog ground for digital/analog cells in core.
Analog ground for digital/analog cells in core.
Internally generated voltage supply for bootstrap capacitors.
Power supply for right channel H-bridge.
Power ground for right channel H-bridge.
O Class-D H-bridge negative output for right channel.
I Bootstrap input for right channel.
I Gain select most significant bit. TTL logic levels with compliance to AVCC.
I Gain select least significant bit. TTL logic levels with compliance to AVCC.
High-voltage analog power supply. Not internally connected to PVCCR or PVCCL .
I Bootstrap input for left channel.
O Class-D H-bridge positive output for left channel.
Power ground for left channel H-bridge.
2
Submit Documentation Feedback
Product Folder Link(s): TPA3125D2
Copyright © 2008, Texas Instruments Incorporated





 TPA3125D2
TPA3125D2
www.ti.com ........................................................................................................................................................................................... SLOS611 – DECEMBER 2008
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
VCC
TA
TJ
Tstg
ZL
ESD
Supply voltage
Logic input voltage
Analog input voltage
Continuous total power dissipation
Operating free-air temperature range
Operating junction temperature range
Storage temperature range
Load impedance (minimum value)
Electrostatic Discharge
AVCC, PVCC
SD, MUTE, GAIN0, GAIN1
RIN, LIN
SE Output Configuration
BTL Output Configuration
Human body model (all pins)
Charged-device model (all
pins)
VALUE
–0.3 to 30
–0.3 to VCC + 0.3
–0.3 to 7
See Dissipation Rating Table
–40 to 85
–40 to 150
–65 to 150
3.2
6
±2
UNIT
V
V
V
°C
°C
°C
kV
±500
V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATINGS
PACKAGE (1)
20-pin DIP
TA 25°C
1.87 W
DERATING FACTOR
15 mW/°C
TA = 70°C
1.20 W
TA = 85°C
0.97 W
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
RECOMMENDED OPERATING CONDITIONS
VCC
Supply voltage
VIH
High-level input voltage
VIL
Low-level input voltage
IIH
High-level input current
IIL
Low-level input current
PVCC, AVCC
SD, MUTE, GAIN0, GAIN1
SD, MUTE, GAIN0, GAIN1
SD, MUTE, GAIN0, GAIN1; VIN = VCC = 26 V
SD, MUTE, GAIN0, GAIN1; VIN = 0, VCC = 26
V
TA
Operating free-air temperature
MIN
MAX
UNIT
10
26
V
2
V
0.8
V
125
µA
1
µA
–40
85
°C
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TPA3125D2
Submit Documentation Feedback
3



Recommended third-party TPA3125D2 Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)