2308B

3.3 VOLT ZERO DELAY CLOCK MULTIPLIER DADTAATSAHSEHEETET 2308B Description The 2308B is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308B has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the 2308B enters power down, and the outputs are tri-stated. In this mode, the device will draw less than 25µA. The 2308B is available in six unique configurations for both prescaling and multiplication of the Input REF Clock. (see Available Options for 2308B table.) The PLL is closed externally to provide more flexibility by allowing the user to control the delay between the input clock and the outputs. Features Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency Distributes one clock input to two banks of four outputs Separate output enable for each output bank External feedback (FBK) pin is used to synchronize the outputs to the clock input Output Skew < 200 ps Low jitter < 200 ps cycle-to-cycle 1x, 2x, 4x output options (see Avail...