DatasheetsPDF.com

D-TYPE FLIP-FLOP. SN74AUC1G80 Datasheet

DatasheetsPDF.com

D-TYPE FLIP-FLOP. SN74AUC1G80 Datasheet






SN74AUC1G80 FLIP-FLOP. Datasheet pdf. Equivalent




SN74AUC1G80 FLIP-FLOP. Datasheet pdf. Equivalent





Part

SN74AUC1G80

Description

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP



Feature


www.ti.com SN74AUC1G80 SINGLE POSITIVE- EDGE-TRIGGERED D-TYPE FLIP-FLOP SCES388 K – MARCH 2002 – REVISED JANUARY 20 07 FEATURES • Available in the Texa s Instruments NanoFree™ Package • O ptimized for 1.8-V Operation and Is 3.6 -V I/O Tolerant to Support Mixed-Mode S ignal Operation • Ioff Supports Parti al-Power-Down Mode Operation • Sub-1- V Operable • Max tpd of 1.9 ns a.
Manufacture

Texas Instruments

Datasheet
Download SN74AUC1G80 Datasheet


Texas Instruments SN74AUC1G80

SN74AUC1G80; t 1.8 V DBV PACKAGE (TOP VIEW) • Low Power Consumption, 10-µA Max ICC • 8-mA Output Drive at 1.8 V • Latch-U p Performance Exceeds 100 mA Per JESD 7 8, Class II • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A1 14-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) DCK PACKAGE (TOP VIEW) YZP PACKAGE (B OTTOM VIEW) D 1 CLK 2 5 VCC .


Texas Instruments SN74AUC1G80

D 1 5 VCC CLK 2 GND 3 4Q GND 3 4 Q CLK 2 D 1 5 VCC GND 3 4 Q See mechanical drawings for dimensions. D ESCRIPTION/ORDERING INFORMATION This si ngle positive-edge-triggered D-type fli p-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation. When da ta at the data (D) input meets the setu p time requirement.


Texas Instruments SN74AUC1G80

, the data is transferred to the Q outpu t on the positive-going edge of the clo ck pulse. Clock triggering occurs at a voltage level and is not directly relat ed to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. Na noFree™ package technology is a major breakthrough in IC .

Part

SN74AUC1G80

Description

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP



Feature


www.ti.com SN74AUC1G80 SINGLE POSITIVE- EDGE-TRIGGERED D-TYPE FLIP-FLOP SCES388 K – MARCH 2002 – REVISED JANUARY 20 07 FEATURES • Available in the Texa s Instruments NanoFree™ Package • O ptimized for 1.8-V Operation and Is 3.6 -V I/O Tolerant to Support Mixed-Mode S ignal Operation • Ioff Supports Parti al-Power-Down Mode Operation • Sub-1- V Operable • Max tpd of 1.9 ns a.
Manufacture

Texas Instruments

Datasheet
Download SN74AUC1G80 Datasheet




 SN74AUC1G80
www.ti.com
SN74AUC1G80
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SCES388K – MARCH 2002 – REVISED JANUARY 2007
FEATURES
Available in the Texas Instruments
NanoFree™ Package
Optimized for 1.8-V Operation and Is 3.6-V
I/O Tolerant to Support Mixed-Mode Signal
Operation
Ioff Supports Partial-Power-Down Mode
Operation
Sub-1-V Operable
Max tpd of 1.9 ns at 1.8 V
DBV PACKAGE
(TOP VIEW)
Low Power Consumption, 10-µA Max ICC
• ±8-mA Output Drive at 1.8 V
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DCK PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
D
1
CLK
2
5
VCC
D
1
5
VCC
CLK
2
GND
3
4Q
GND 3 4 Q
CLK 2
D 1 5 VCC
GND
3
4
Q
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed
specifically for 1.65-V to 1.95-V VCC operation.
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without
affecting the levels at the outputs.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
–40°C to 85°C
PACKAGE (1)
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP
(Pb-free)
Reel of 3000
SOT (SOT-23) – DBV
Reel of 3000
ORDERABLE PART NUMBER
SN74AUC1G80YZPR
SN74AUC1G80DBVR
SOT (SC-70) – DCK
Reel of 3000
SN74AUC1G80DCKR
TOP-SIDE MARKING(2)
_ _ _UX_
U80_
UX_
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2002–2007, Texas Instruments Incorporated




 SN74AUC1G80
SN74AUC1G80
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SCES388K – MARCH 2002 – REVISED JANUARY 2007
FUNCTION TABLE
INPUTS
CLK
D
H
L
L
X
OUTPUT
Q
L
H
Q0
LOGIC DIAGRAM (POSITIVE LOGIC)
CLK
D
CLK
Q
Q
D
www.ti.com
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VI Input voltage range(2)
VO Voltage range applied to any output in the high-impedance or power-off state(2)
VO Output voltage range(2)
IIK Input clamp current
VI < 0
IOK Output clamp current
VO < 0
IO Continuous output current
Continuous current through VCC or GND
DBV package
θJA Package thermal impedance(3)
DCK package
YZP package
Tstg Storage temperature range
MIN
MAX UNIT
–0.5
3.6 V
–0.5
3.6 V
–0.5
3.6 V
–0.5
VCC + 0.5
V
–50 mA
–50 mA
±20 mA
±100 mA
206
252 °C/W
132
–65
150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
2
Submit Documentation Feedback




 SN74AUC1G80
www.ti.com
SN74AUC1G80
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SCES388K – MARCH 2002 – REVISED JANUARY 2007
Recommended Operating Conditions(1)
VCC
Supply voltage
VIH
High-level input voltage
VIL
Low-level input voltage
VI
Input voltage
VO
Output voltage
IOH
High-level output current
IOL
Low-level output current
t/v
TA
Input transition rise or fall rate
Operating free-air temperature
VCC = 0.8 V
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 0.8 V
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 0.8 V
VCC = 1.1 V
VCC = 1.4 V
VCC = 1.65 V
VCC = 2.3 V
VCC = 0.8 V
VCC = 1.1 V
VCC = 1.4 V
VCC = 1.65 V
VCC = 2.3 V
MIN
MAX
0.8
2.7
VCC
0.65 × VCC
1.7
0
0.35 × VCC
0.7
0
3.6
0
VCC
–0.7
–3
–5
–8
–9
0.7
3
5
8
9
20
–40
85
UNIT
V
V
V
V
V
mA
mA
ns/V
°C
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
VOH
VOL
II
D or CLK input
Ioff
ICC
Ci
TEST CONDITIONS
IOH = –100 µA
IOH = –0.7 mA
IOH = –3 mA
IOH = –5 mA
IOH = –8 mA
IOH = –9 mA
IOL = 100 µA
IOL = 0.7 mA
IOL = 3 mA
IOL = 5 mA
IOL = 8 mA
IOL = 9 mA
VI = VCC or GND
VI or VO = 2.7 V
VI = VCC or GND,
IO = 0
VI = VCC or GND
VCC
0.8 V to 2.7 V
0.8 V
1.1 V
1.4 V
1.65 V
2.3 V
0.8 V to 2.7 V
0.8 V
1.1 V
1.4 V
1.65 V
2.3 V
0 to 2.7 V
0
0.8 V to 2.7 V
2.5 V
(1) All typical values are at TA = 25°C.
MIN
VCC – 0.1
0.8
1
1.2
1.8
TYP(1) MAX UNIT
0.55
V
0.2
0.25
0.3
V
0.4
0.45
0.6
±5 µA
±10 µA
10 µA
2.5
pF
Submit Documentation Feedback
3



Recommended third-party SN74AUC1G80 Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)