DatasheetsPDF.com

Synchronous Counters. CD74HC4520M Datasheet

DatasheetsPDF.com

Synchronous Counters. CD74HC4520M Datasheet
















CD74HC4520M Counters. Datasheet pdf. Equivalent













Part

CD74HC4520M

Description

Dual Synchronous Counters



Feature


Data sheet acquired from Harris Semicond uctor SCHS216D November 1997 - Revised October 2003 CD74HC4518, CD54HC4520, C D74HC4520, CD74HCT4520 High-Speed CMOS Logic Dual Synchronous Counters [ /Tit le (CD74 HC451 8, CD74 HC452 0, CD74 HC T45 20) /Subject Features • Positive or Negative Edge Triggering • Synchr onous Internal Carry Propagation • Fa nout (Over Temperature R.
Manufacture

Texas Instruments

Datasheet
Download CD74HC4520M Datasheet


Texas Instruments CD74HC4520M

CD74HC4520M; ange) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Dri ver Outputs . . . . . . . . . . . . . 1 5 LSTTL Loads • Wide Operating Temper ature Range . . . -55oC to 125oC • Ba lanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Typ es - 2V to 6V Operation - High Noise Im munity: NIL = 30%, NIH = 30%.


Texas Instruments CD74HC4520M

of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibili ty, Il ≤ 1µA at VOL, VOH having int erchangeable CLOCK and ENABLE lines for incrementing on either the positive-go ing or the negativegoing transition of CLOCK. The counters are cleared by high levels on the MASTER R.


Texas Instruments CD74HC4520M

ESET lines. The counter can be cascaded in the ripple mode by connecting Q3 to the ENABLE input of the subsequent coun ter while the CLOCK input of the latter is held low. Ordering Information PA RT NUMBER CD54HC4520F3A CD74HC4518E CD7 4HC4520E CD74HC4520M CD74HC4520MT CD74H C4520M96 CD74HCT4520E CD74HCT4520M TEM P. RANGE (oC) -55 to 125 -55 to 125 -55 to 125 -55 to 125.





Part

CD74HC4520M

Description

Dual Synchronous Counters



Feature


Data sheet acquired from Harris Semicond uctor SCHS216D November 1997 - Revised October 2003 CD74HC4518, CD54HC4520, C D74HC4520, CD74HCT4520 High-Speed CMOS Logic Dual Synchronous Counters [ /Tit le (CD74 HC451 8, CD74 HC452 0, CD74 HC T45 20) /Subject Features • Positive or Negative Edge Triggering • Synchr onous Internal Carry Propagation • Fa nout (Over Temperature R.
Manufacture

Texas Instruments

Datasheet
Download CD74HC4520M Datasheet




 CD74HC4520M
Data sheet acquired from Harris Semiconductor
SCHS216D
November 1997 - Revised October 2003
CD74HC4518, CD54HC4520,
CD74HC4520, CD74HCT4520
High-Speed CMOS Logic
Dual Synchronous Counters
[ /Title
(CD74
HC451
8,
CD74
HC452
0,
CD74
HCT45
20)
/Sub-
ject
Features
• Positive or Negative Edge Triggering
• Synchronous Internal Carry Propagation
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
having interchangeable CLOCK and ENABLE lines for
incrementing on either the positive-going or the negative-
going transition of CLOCK. The counters are cleared by high
levels on the MASTER RESET lines. The counter can be
cascaded in the ripple mode by connecting Q3 to the
ENABLE input of the subsequent counter while the CLOCK
input of the latter is held low.
Ordering Information
PART NUMBER
CD54HC4520F3A
CD74HC4518E
CD74HC4520E
CD74HC4520M
CD74HC4520MT
CD74HC4520M96
CD74HCT4520E
CD74HCT4520M
TEMP. RANGE
(oC)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
16 Ld CERDIP
16 Ld PDIP
16 Ld PDIP
16 Ld SOIC
16 Ld SOIC
16 Ld SOIC
16 Ld PDIP
16 Ld SOIC
Description
The CD74HC4518 is a dual BCD up-counter. The ’HC4520
and CD74HCT4520 are dual binary up-counters. Each
device consists of two independent internally synchronous
4-stage counters. The counter stages are D-type flip-flops
CD74HCT4520MT
-55 to 125
16 Ld SOIC
CD74HCT4520M96
-55 to 125
16 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel
of 250.
Pinout
CD54HC4520
(CERDIP)
CD74HC4518
(PDIP)
CD74HC4520, CD74HCT4520,
(PDIP, SOIC)
TOP VIEW
1CP 1
1E 2
1Q0 3
1Q1 4
1Q2 5
1Q3 6
1MR 7
GND 8
16 VCC
15 2MR
14 2Q3
13 2Q2
12 2Q1
11 2Q0
10 2E
9 2CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1




 CD74HC4520M
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
Functional Diagram
1
1CP
1E 2
1MR 7
9
2CP
2E 10
2MR 15
÷10/÷16
CL
R
3
1Q0
4
1Q1
5
1Q2
6
1Q3
÷10/÷16
CL
R
11
2Q0
12
2Q1
13
2Q2
14 2Q3
GND = 8
VCC = 16
TRUTH TABLE
CP
E
MR
H
L
L
L
X
L
X
L
L
L
H
L
X
X
H
H = High State.
L = Low State.
= High-to-Low Transition.
= Low-to-High Transition.
X = Don’t Care.
OUTPUT STATE
Increment Counter
Increment Counter
No Change
No Change
No Change
No Change
Q0 thru Q3 = L
2




 CD74HC4520M
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA (oC/W)
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER
HC TYPES
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
CMOS Loads
High Level Output
Voltage
TTL Loads
Low Level Output
Voltage
CMOS Loads
Low Level Output
Voltage
TTL Loads
Input Leakage
Current
Quiescent Device
Current
SYMBOL
TEST
CONDITIONS
VI (V) IO (mA)
VCC (V)
VIH
-
-
2
4.5
6
VIL
-
-
2
4.5
6
VOH VIH or VIL -0.02
2
-0.02
4.5
-0.02
6
-
-
-4
4.5
-5.2
6
VOL VIH or VIL 0.02
2
0.02
4.5
0.02
6
-
-
4
4.5
5.2
6
II
VCC or
-
6
GND
ICC
VCC or
0
6
GND
MIN
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
-
3.98
5.48
-
-
-
-
-
-
-
-
25oC
TYP
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MAX
-40oC TO 85oC
MIN MAX
-55oC TO
125oC
MIN MAX
UNITS
-
1.5
-
1.5
-
V
-
3.15
-
3.15
-
V
-
4.2
-
4.2
-
V
0.5
-
0.5
-
0.5
V
1.35
-
1.35
-
1.35
V
1.8
-
1.8
-
1.8
V
-
1.9
-
1.9
-
V
-
4.4
-
4.4
-
V
-
5.9
-
5.9
-
V
-
-
-
-
-
V
-
3.84
-
3.7
-
V
-
5.34
-
5.2
-
V
0.1
-
0.1
-
0.1
V
0.1
-
0.1
-
0.1
V
0.1
-
0.1
-
0.1
V
-
-
-
-
-
V
0.26
-
0.33
-
0.4
V
0.26
-
0.33
-
0.4
V
±0.1
-
±1
-
±1
µA
8
-
80
-
160
µA
3




Recommended third-party CD74HC4520M Datasheet







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)