DatasheetsPDF.com

9FGV1002C

Renesas

PCIe Gen1-5 Low-Power PhiClock Generators

PCIe Gen1–6 Low-Power Programmable PhiClock™ Generators 9FGV1002C / 9FGV1006C Datasheet Description The 9FGV1002C / 9F...


Renesas

9FGV1002C

File Download Download 9FGV1002C Datasheet


Description
PCIe Gen1–6 Low-Power Programmable PhiClock™ Generators 9FGV1002C / 9FGV1006C Datasheet Description The 9FGV1002C / 9FGV1006C are members of the Renesas’ PhiClock™ programmable clock generator family. These devices are optimized for low phase noise spread-spectrum applications such as PCIe Express. Four user-defined configurations may be selected via two hardware select pins or two I2C bits, allowing easy software selection of the desired configuration. Any one of the four OTP configurations may be specified as the default when operating in I2C mode. Four unique I2C addresses are available, allowing easy I2C access to multiple components. Typical Applications ▪ High-performance Computing (HPC) ▪ Enterprise Storage including eSSDs ▪ 10G / 25G / 100G Ethernet ▪ Fiber Optic Modules ▪ NVLink PCIe Clocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) without spread spectrum (SRnS) ▪ Independent Reference (IR) with spread spectrum (SRIS) Output Features ▪ 2 or 4 programmable output pairs plus 2 LVCMOS REF outputs ▪ 1MHz–325MHz LVDS or LP-HCSL outputs ▪ 1MHz-200MHz LVCMOS outputs Features ▪ 1.8V to 3.3V power supplies ▪ Individual 1.8V, 2.5V or 3.3V VDDO for each output pair ▪ Supports HCSL, LVDS and LVCMOS I/O standards ▪ HCSL utilizes Renesas’ LP-HCSL technology for improved performance, lower power and higher integration: Programmable output impedance of 85Ω or 100Ω ▪ Supports LVPECL and CML logic with easy AC coupling – see application note AN-891 for al...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)