DatasheetsPDF.com

ICS8432I-101

Renesas

Differential-to-3.3V LVPECL Frequency Synthesizer

700MHz, Differential-to-3.3V LVPECL Frequency Synthesizer 8432I-101 Data Sheet GENERAL DESCRIPTION The 8432I-101 is a ...


Renesas

ICS8432I-101

File Download Download ICS8432I-101 Datasheet


Description
700MHz, Differential-to-3.3V LVPECL Frequency Synthesizer 8432I-101 Data Sheet GENERAL DESCRIPTION The 8432I-101 is a general purpose, dual outp u t D i f fe r e n t i a l - t o - 3 . 3 V LV P E C L h i g h f r e q u e n c y synthesizer and a member of the family of High Performance Clock Solutions from IDT. The 8432I-101 has a selectable TEST_CLK or CLK, nCLK inputs. The TEST_CLK input accepts LVCMOS or LVTTL input levels and translates them to 3.3V LVPECL levels. The CLK, nCLK pair can accept most standard differential input levels. The VCO operates at a frequency range of 250MHz to 700MHz. The VCO frequency is programmed in steps equal to the value of the input differential or single ended reference frequency. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The low phase noise characteristics of the 8432I-101 makes it an ideal clock source for Gigabit Ethernet and SONET applications. FEATURES Dual differential 3.3V LVPECL outputs Selectable CLK, nCLK or LVCMOS/LVTTL TEST_CLK TEST_CLK can accept the following input levels: LVCMOS or LVTTL CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL CLK, nCLK or TEST_CLK maximum input frequency: 40MHz Output frequency range: 25MHz to 700MHz VCO range: 250MHz to 700MHz Accepts any single-ended input signal on CLK input with resis- tor bias on nCLK input Parallel interface for programming counter and o...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)