RF-Sampling ADC
ADC12D1600QML
www.ti.com
SNAS615 – DECMEBER 2012
12-Bit, Single or Dual, 3200/1600/800 MSPS RF Sampling ADC
FEATURES
...
Description
ADC12D1600QML
www.ti.com
SNAS615 – DECMEBER 2012
12-Bit, Single or Dual, 3200/1600/800 MSPS RF Sampling ADC
FEATURES
1
2 Total Ionizing Dose (TID) to 300 krad(Si) Single Event Latch-up (SEL) > 120 MeV-
cm2/mg Wide Temperature Range -55°C to +125°C Low Power Consumption R/W SPI for Extended Control Mode or Simple
Pin Control Mode Interleaved Timing Automatic with Manual
Skew Adjust Auto-Sync Function for Multi-Chip Systems Time Stamp Feature to Capture External
Trigger Test Patterns at Output for System Debug 1:1 Non-Demuxed or 1:2 or 1:4 Parallel
Demuxed LVDS Outputs Single 1.9V Power Supply 376 CPGA Hermetic Package
APPLICATIONS
Direct RF Down Conversion Wideband Communications Data Acquisition Systems Military Communications SIGINT RADAR / LIDAR
DESCRIPTION
The ADC12D1600QML is a low power, high performance CMOS analog-to-digital converter that digitizes signals at a 12-bit resolution at sampling rates up to 3.2 GSPS in an interleaved mode. It can also be used as a dual channel ADC for sampling rates up to 1.6 GSPS. For sampling rates below 800 MHz, there is a Low Sampling Power Saving Mode (LSPSM) that reduces power consumption to less than 1.4 W per channel (typical). The ADC can support conversion rates as low as 200 MSPS.
The ADC1600QML provides a flexible parallel LVDS interface which has multiple SPI programmable options to facilitate board design and ASIC/FPGA data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 a...
Similar Datasheet