DatasheetsPDF.com

TMS320C6701 Dataheets PDF



Part Number TMS320C6701
Manufacturers Texas Instruments
Logo Texas Instruments
Description Floating-Point DSP
Datasheet TMS320C6701 DatasheetTMS320C6701 Datasheet (PDF)

TMS320C6701 FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR D Highest Performance Floating-Point Digital Signal Processor (DSP) TMS320C6701 − 8.3-, 6.7-, 6-ns Instruction Cycle Time − 120-, 150-, 167-MHz Clock Rate − Eight 32-Bit Instructions/Cycle − 1 GFLOPS − TMS320C6201 Fixed-Point DSP Pin-Compatible D VelociTI Advanced Very Long Instruction Word (VLIW) C67x CPU Core − Eight Highly Independent Functional Units: − Four ALUs (Floating- and Fixed-Point) − Two ALUs (Fixed-Point) − Two Multipliers (Floa.

  TMS320C6701   TMS320C6701


Document
TMS320C6701 FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR D Highest Performance Floating-Point Digital Signal Processor (DSP) TMS320C6701 − 8.3-, 6.7-, 6-ns Instruction Cycle Time − 120-, 150-, 167-MHz Clock Rate − Eight 32-Bit Instructions/Cycle − 1 GFLOPS − TMS320C6201 Fixed-Point DSP Pin-Compatible D VelociTI Advanced Very Long Instruction Word (VLIW) C67x CPU Core − Eight Highly Independent Functional Units: − Four ALUs (Floating- and Fixed-Point) − Two ALUs (Fixed-Point) − Two Multipliers (Floating- and Fixed-Point) − Load-Store Architecture With 32 32-Bit General-Purpose Registers − Instruction Packing Reduces Code Size − All Instructions Conditional D Instruction Set Features − Hardware Support for IEEE Single-Precision Instructions − Hardware Support for IEEE Double-Precision Instructions − Byte-Addressable (8-, 16-, 32-Bit Data) − 8-Bit Overflow Protection − Saturation − Bit-Field Extract, Set, Clear − Bit-Counting − Normalization D 1M-Bit On-Chip SRAM − 512K-Bit Internal Program/Cache (16K 32-Bit Instructions) − 512K-Bit Dual-Access Internal Data (64K Bytes) D 32-Bit External Memory Interface (EMIF) − Glueless Interface to Synchronous Memories: SDRAM and SBSRAM − Glueless Interface to Asynchronous Memories: SRAM and EPROM − 52M-Byte Addressable External Memory Space D Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel SPRS067F − MAY 1998 − REVISED MARCH 2004 GJC (352-PIN BGA) PACKAGE ( BOTTOM VIEW ) 26 1 A B C D E F G H J K L M N P R T U V W Y AA AB AC AD AE AF D 16-Bit Host-Port Interface (HPI) − Access to Entire Memory Map D Two Multichannel Buffered Serial Ports (McBSPs) − Direct Interface to T1/E1, MVIP, SCSA Framers − ST-Bus-Switching Compatible − Up to 256 Channels Each − AC97-Compatible − Serial-Peripheral-Interface (SPI) Compatible (Motorola) D Two 32-Bit General-Purpose Timers D Flexible Phase-Locked-Loop (PLL) Clock Generator D IEEE-1149.1 (JTAG†) Boundary-Scan-Compatible D 352-Pin Ball Grid Array (BGA) Package (GJC Suffix) D 0.18-µm/5-Level Metal Process − CMOS Technology D 3.3-V I/Os, 1.8-V Internal (120-, 150-MHz) D 3.3-V I/Os, 1.9-V Internal (167-MHz Only) Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. VelociTI is a trademark of Texas Instruments. Motorola is a trademark of Motorola, Inc. † IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright  2004, Texas Instruments Incorporated • POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 1 TMS320C6701 FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR SPRS067F − MAY 1998 − REVISED MARCH 2004 Table of Contents GJC BGA package (bottom view) . . . . . . . . . . . . . . . . . . . . . . 1 parameter measurement information . . . . . . . . . . . . . . . 31 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 signal-transition levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 device characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 input and output clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 functional block and CPU diagram . . . . . . . . . . . . . . . . . . . . . 4 asynchronous memory timing . . . . . . . . . . . . . . . . . . . . . 35 CPU description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 synchronous-burst memory timing . . . . . . . . . . . . . . . . . 37 signal groups description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 synchronous DRAM timing . . . . . . . . . . . . . . . . . . . . . . . . 41 signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 HOLD/HOLDA timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 reset timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 documentation support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 external interrupt timing . . . . . . . . . . . . . . . . . . . . . . . . . . 48 clock PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 power-down logic mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 absolute maximum ratings over operating case temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 recommended operating conditions . . . . . . . . . . . . . . . . . . . 29 electrical characteristics over re.


TMS320C6678 TMS320C6701 TMS320C6711D


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)