OCTAL REGISTERED TRANSCEIVERS
SN54ABT543A, SN74ABT543A
OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SCBS157F – JANUARY 1991 – REVISED MAY 1997
...
Description
SN54ABT543A, SN74ABT543A
OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SCBS157F – JANUARY 1991 – REVISED MAY 1997
D State-of-the-Art EPIC-ΙΙB™ BiCMOS Design
Significantly Reduces Power Dissipation
D ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
D Typical VOLP (Output Ground Bounce) < 1 V
at VCC = 5 V, TA = 25°C
D High-Drive Outputs (–32-mA IOH, 64-mA IOL) D Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs
description
SN54ABT543A . . . JT OR W PACKAGE SN74ABT543A . . . DB, DW, NT, OR PW PACKAGE
(TOP VIEW)
LEBA 1 OEBA 2
A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 A8 10 CEAB 11 GND 12
24 VCC 23 CEBA 22 B1 21 B2 20 B3 19 B4 18 B5 17 B6 16 B7 15 B8 14 LEAB 13 OEAB
The ’ABT543A octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.
The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are ...
Similar Datasheet