DatasheetsPDF.com

ACT4438-1 Dataheets PDF



Part Number ACT4438-1
Manufacturers Aeroflex Circuit Technology
Logo Aeroflex Circuit Technology
Description Transceiver
Datasheet ACT4438-1 DatasheetACT4438-1 Datasheet (PDF)

ACT4438–1 Transceiver for MIL-STD-1553 / 1760 in a Chipscale Package Preliminary Features • Transceiver meets military data bus requirements, MIL-STD-1553 and MIL-STD-1760 • Low power dissipation at full output power • Single +5V power supply • Current Source Transmitter Output • Bipolar Monolithic Construction • Miniature Chipscale Package Bumped Chip Carrier™ (BCC++) CIRCUIT TECHNOLOGY www.aeroflex.com General Description The Aeroflex Circuit Technology Model ACT4438-1 is a next generation .

  ACT4438-1   ACT4438-1


Document
ACT4438–1 Transceiver for MIL-STD-1553 / 1760 in a Chipscale Package Preliminary Features • Transceiver meets military data bus requirements, MIL-STD-1553 and MIL-STD-1760 • Low power dissipation at full output power • Single +5V power supply • Current Source Transmitter Output • Bipolar Monolithic Construction • Miniature Chipscale Package Bumped Chip Carrier™ (BCC++) CIRCUIT TECHNOLOGY www.aeroflex.com General Description The Aeroflex Circuit Technology Model ACT4438-1 is a next generation monolithic transceiver which provide full compliance with MIL-STD-1553/1760 and data bus requirements in a Bumped Chip Carrier™ (BCC++) with the lowest standby power consumption and single power supply operation. The Model ACT4438-1 performs the front-end analog function of inputting and outputting data through a transformer to a MIL-STD-1553/1760 data bus with a few external components. Design of these transceivers reflects particular attention to active filter performance. This results in low bit and word error rate with superior waveform purity and minimal zero crossover distortion. Efficient transmitter electrical and thermal design provides low internal power dissipation and heat rise at high as well as low duty cycles. Shown 2X NOTE: BCC++ and Bumped Chip Carrier are Trademarks of Fujitsu Ltd. Block Diagram (without Transformer) Transmitter The Transmitter section accepts bi-phase TTL data at the input and when coupled to the data bus with a 1:2.5 transformer, isolated on the data bus side with two 55 Ohm fault isolation resistors for direct stub coupling. The data bus signal produced for RISET = 2.7K Ohm is typically 7.5 Volts nominal P-P at A-A’, See Figure 5. When both DATA and DATA inputs are held low, the transmitter output becomes a high impedance and is “removed” from the line. In addition, an overriding “INHIBIT" input provides for the removal of the transmitter output from the line. A logic “1” applied to the “INHIBIT” takes priority over the TX DATA OUT TX DATA IN TX DATA IN DRIVER SHAPING OUTPUT STAGE TX DATA OUT TX INHIBIT RISET +5 V GROUND REFERENCE COMP. RX DATA OUT RX DATA IN RX DATA IN INPUT AMP ACTIVE FILTER COMP. RX DATA OUT STROBE eroflex Circuit Technology – Data Bus Modules For The Future © SCD4438-1 REV A 11/19/01 condition of the data inputs and disables the transmitter. (See Transmitter Logic Waveform, Figure 1.) The transceiver utilizes an active filter to suppress harmonics above 1MHz. The Transmitter may be safely operated at 100% duty cycle for an indefinite period into a short circuited 1553 bus. Receiver The Receiver section accepts bi-phase differential data at the input and produces two TTL signals at the output. The outputs are DATA and DATA, and represent positive and negative excursions of the input beyond a pre-determined threshold. (See Receiver Logic Waveform, Figure 2.) The pre-set internal thresholds will detect data bus signals exceeding 1.150 Volts P-P and reject signals less than 0.6 volts P-P when used with a 1:2.5 turns ratio transformer. (See Figure 5 for transformer data and typical connection.) Figure 1. Transmitter Logic Waveforms DATA IN DATA IN INHIBIT LINE TO LINE OUTPUT NOTES: 1. DATA and DATA inputs must be complementary waveforms or 50% duty cycle average, with no delays between them. 2. DATA and DATA must be in the same state during off time (both high or low). Figure 2. Receiver Logic Waveforms LINE TO LINE INPUT DATA OUT DATA OUT NOTE: Waveforms shown are for normally low devices. Note overlap Aeroflex Circuit Technology 2 SCD4438-1 REV A 11/19/01 Plainview NY (516) 694-6700 Absolute Maximum Ratings Operating Case Temperature Storage Case Temperature Positive Power Supply Voltage Receiver Differential Input Receiver Input Voltage (Common Mode) Driver Peak Output Current Total Package Power Dissipation over the full operating case temperature rise at 100% duty cycle Maximum Junction to Case temperature rise Thermal Resistance, Junction to bottom of case -55°C to +90°C -65°C to +150°C -0.3 V to +7.0 V ±10 V ±5 V 650 mA 2.2 Watt 44°C 20°C/W Electrical Characteristics – Driver Section Input Characteristics, TX DATA in or TX DATA in Parameter "0" Input Current "1" Input Current "0" Input Voltage "1" Input Voltage Condition VIN = 0.4 V VIN = 2.7 V Symbol IILD IIHD VIHD VIHD Min 2.0 Typ -0.2 1 - Max -0.4 40 0.7 - Unit mA µA V V Inhibit Characteristics "0" Input Current "1" Input Current "0" Input Voltage "1" Input Voltage Delay from TX inhibit, (0➝1) to inhibited output Delay from TX inhibit, (1➝0) to active output Differential Output Noise, inhibit mode Differential Output Impedance (inhibited) Note 1 VIN = 0.4 V VIN = 2.7 V IILI IIHI VILI VIHI tDXOFF tDXON VNOI ZOI 2 2K -0.2 1.0 150 150 2 - -0.4 40 0.7 300 300 10 - mA µA V V nS nS mV p-p Ω Output Characteristics Differential output level Rise and Fall Times (10% to 90% of p-p output) Output Offset at point A-A’ on Fig 5., 2.5 µS after midpoint crossing of the parity.


ACT4436 ACT4438-1 ACT4444


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)