DatasheetsPDF.com

HM-65262 Dataheets PDF



Part Number HM-65262
Manufacturers Intersil Corporation
Logo Intersil Corporation
Description 16K x 1 Asynchronous CMOS Static RAM
Datasheet HM-65262 DatasheetHM-65262 Datasheet (PDF)

HM-65262 March 1997 16K x 1 Asynchronous CMOS Static RAM Description The HM-65262 is a CMOS 16384 x 1-bit Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle times and ease of use. The HM-65262 is available in both JEDEC standard 20 pin, 0.300 inch wide CERDIP and 20 pad CLCC packages, providing high boardlevel packing density. Gated inputs lower standby current, and also eliminate the need for pull-.

  HM-65262   HM-65262


Document
HM-65262 March 1997 16K x 1 Asynchronous CMOS Static RAM Description The HM-65262 is a CMOS 16384 x 1-bit Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle times and ease of use. The HM-65262 is available in both JEDEC standard 20 pin, 0.300 inch wide CERDIP and 20 pad CLCC packages, providing high boardlevel packing density. Gated inputs lower standby current, and also eliminate the need for pull-up or pull-down resistors. The HM-65262, a full CMOS RAM, utilizes an array of six transistor (6T) memory cells for the most stable and lowest possible standby supply current over the full military temperature range. In addition to this, the high stability of the 6T RAM cell provides excellent protection against soft errors due to noise and alpha particles. This stability also improves the radiation tolerance of the RAM over that of four transistor (4T) devices. Features • Fast Access Time. . . . . . . . . . . . . . . . . . . . 70/85ns Max • Low Standby Current. . . . . . . . . . . . . . . . . . . .50µA Max • Low Operating Current . . . . . . . . . . . . . . . . . 50mA Max • Data Retention at 2.0V . . . . . . . . . . . . . . . . . . .20µA Max • TTL Compatible Inputs and Outputs • JEDEC Approved Pinout • No Clocks or Strobes Required • Temperature Range . . . . . . . . . . . . . . . +55oC to +125oC • Equal Cycle and Access Time • Single 5V Supply • Gated Inputs-No Pull-Up or Pull-Down Resistors Required Ordering Information PACKAGE CERDIP JAN # SMD# CLCC (SMD#) NOTE: 1. Access Time/Data Retention Supply Current. TEMP. RANGE -40oC to +85oC -55oC to +125oC -55oC to +125oC -55oC to +125oC 70ns/20µA (NOTE 1) 85ns/20µA (NOTE 1) HM1-65262B-9 29109BRA 8413203RA 8413203YA HM1-65262-9 29103BRA 8413201RA 8413201YA (NOTE 1) 85ns/400µA PKG. NO. F20.3 F20.3 F20.3 J20.C Pinouts HM-65262 (CERDIP) TOP VIEW HM-65262 (CLCC) TOP VIEW VCC A13 A1 A0 A1 A2 A3 A4 A5 A6 Q W 1 2 3 4 5 6 7 8 9 20 VCC 19 A13 18 A12 17 A11 16 A10 15 A9 14 A8 13 A7 12 D 11 E A2 3 A3 4 A4 5 A5 6 A6 7 Q 8 9 10 11 12 GND W E D 2 A0 1 20 19 18 A12 17 A11 16 A10 15 A9 14 A8 13 A7 A0 - A13 E Q D VSS/GND VCC W Address Input Chip Enable/Power Down Data Out Data In Ground Power (+5) Write Enable GND 10 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 File Number 3002.2 6-1 HM-65262 Functional Diagram A0 A1 A2 A3 A4 A12 A13 A 7 ROW ROW ADDRESS DECODER 128 MEMORY ARRAY BUFFER A (1 OF 128) 128 X 128 7 128 COLUMN DECODER (1 OF 128) AND I / O CIRCUITRY A 7 A 7 Q D E COLUMN ADDRESS BUFFERS W 6-2 A7 A8 A9 A10 A11 A5 A6 HM-65262 Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0V Input or Output Voltage Applied for all grades . . . . . -0.3V to VCC +0.3V Typical Derating Factor . . . . . . . . . . . . . . . .5mA/MHz Increase in ICCOP ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1 Thermal Information θJC Thermal Resistance (Typical) θJA CERDIP Package . . . . . . . . . . . . . . . . . . 66oC/W 13oC/W 18oC/W CLCC Package. . . . . . . . . . . . . . . . . . . . 75oC/W Maximum Storage Temperature Range . . . . . . . . . . . . . -65oC to +150oC Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +175oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . +300oC Die Characteristics Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26256 Gates CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Operating Conditions Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V Operating Temperature Range HM-65262B-9, HM-65262-9, HM-65262C-9 . . . . .-40oC to +85oC DC Electrical Specifications SYMBOL ICCSB1 VCC = 5V ±10%; TA = -40oC to +85oC (HM-65262B-9, HM-65262-9, HM-65262C-9) LIMITS PARAMETER Standby Supply Current MIN -od - MAX 50 900 5 50 50 20 400 30 550 +1.0 +1.0 0.8 VCC +0.3 0.4 - UNITS µA µA mA mA mA µA µA µA µA V µA µA V V V V V TEST CONDITIONS HM-65262B-9, HM-65262-9, IO = 0mA, E = VCC -0.3V, VCC = 5.5V HM-65262C-9, IO = 0mA, E = VCC -0.3V, VCC = 5.5V E = 2.2V, IO = 0mA, VCC = 5.5V E = 0.8V, IO = 0mA, VCC = 5.5V E = 0.8V, IO = 0mA, f = 1MHz, VCC = 5.5V HM-65262B-9, HM-65262-9, VCC = 2.0V, E = VCC HM-65262C-9, VCC = 2.0V, E = VCC HM-65262B-9, HM-65262-9, VCC = 3.0V, E = VCC HM-65262C-9, VCC = 3.0V, E = VCC ICCSB ICCEN ICCOP ICCDR Standby Supply Current Enabled Supply Current Operating Supply Current (Note 1) Data Retention Supply Current - ICCDR1 Data Retention Supp.


HM-6518883 HM-65262 HM-6551883


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)