DatasheetsPDF.com

HM-6642 Dataheets PDF



Part Number HM-6642
Manufacturers Intersil Corporation
Logo Intersil Corporation
Description 512 x 8 CMOS PROM
Datasheet HM-6642 DatasheetHM-6642 Datasheet (PDF)

HM-6642 March 1997 512 x 8 CMOS PROM Description The HM-6642 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation. On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structures, such as the 8085. The output enable.

  HM-6642   HM-6642



Document
HM-6642 March 1997 512 x 8 CMOS PROM Description The HM-6642 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation. On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structures, such as the 8085. The output enable controls, both active low and active high, further simplify microprocessor system interfacing by allowing output data bus control independent of the chip enable control. The data output latches allow the use of the HM-6642 in high speed pipelined architecture systems, and also in synchronous logic replacement functions. Applications for the HM-6642 CMOS PROM include low power handheld microprocessor based instrumentation and communications systems, remote data acquisition and processing systems, processor control store, and synchronous logic replacement. All bits are manufactured storing a logical “0” and can be selectively programmed for a logical “1” at any bit location. Features • Low Power Standby and Operating Power - ICCSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100µA - ICCOP . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA at 1MHz • Fast Access Time. . . . . . . . . . . . . . . . . . . . . . 120/200ns • Industry Standard Pinout • Single 5.0V Supply • CMOS/TTL Compatible Inputs • Field Programmable • Synchronous Operation • On-Chip Address Latches • Separate Output Enable Ordering Information PACKAGE SBDIP SMD# SLIM SBDIP SMD# CLCC SMD# TEMPERATURE RANGE -40oC to +85oC -55oC to +125oC -40oC to +85oC -55oC to +125oC -40oC to +85oC -55oC to +125oC 120ns HM1-6642B-9 5962-8869002JA HM6-6642B-9 5962-8869002LA 5962-88690023A 200ns HM1-6642-9 5962-8869001JA HM6-6642-9 5962-8869001LA HM4-6642-9 5962-88690013A PKG. NO. D24.6 D24.6 D24.3 D24.3 J28.A J28.A CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 File Number 3012.1 6-1 HM-6642 Pinouts HM-6642 (SBDIP) TOP VIEW A6 A7 A6 A5 A4 A3 A2 A1 A0 Q0 Q1 Q2 GND 1 2 3 4 5 6 7 8 9 10 11 12 24 VCC 23 A8 22 G1 21 G2 20 G3 19 E 18 P 17 Q7 16 Q6 NC 15 Q5 14 Q4 13 Q3 Q0 11 12 Q1 13 Q2 14 GND 15 NC 16 Q3 17 Q4 18 10 20 19 Q7 Q6 A2 A1 A0 7 8 9 23 22 21 E P NC A4 A3 5 6 A5 HM-6642 (CLCC) TOP VIEW VCC NC G1 A7 A8 PIN DESCRIPTION PIN NC 25 24 G2 G3 DESCRIPTION No Connect Address Inputs Chip Enable Data Output Power (+5V) Output Enable Program Enable 4 3 2 1 28 27 26 A0-A8 E Q VCC G1, G2, G3 P (Note) NOTE: P should be hardwired to GND except during programming. Functional Diagram A8 A7 A6 A5 A4 A3 LATCHED ADDRESS REGISTER 6 A 6 GATED ROW DECODER 64 64 x 64 MATRIX ALL LINES POSITIVE LOGIC - ACTIVE HIGH THREE STATE BUFFERS: OUTPUT ACTIVE A HIGH 8.


HM-6617883 HM-6642 HM1-6504883


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)