|
|
x 16-bit. HM62V16256CI Datasheet |
|
|
|
HM62V16256CI Series
Wide Temperature Range Version
4 M SRAM (256-kword × 16-bit)
ADE-203-1230A (Z)
Rev. 1.0
Feb. 6, 2001
Description
The Hitachi HM62V16256CI Series is 4-Mbit static RAM organized 262,144-word × 16-bit.
HM62V16256CI Series has realized higher density, higher performance and low power consumption by
employing CMOS process technology (6-transistor memory cell). It offers low power standby power
dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 44-pin plastic
TSOPII.
Features
• Single 2.5 V and 3.0 V supply: 2.2 V to 3.6 V
• Fast access time: 70 ns (max)
• Power dissipation:
Active: 5.0 mW/MHz (typ)(VCC = 2.5 V)
: 6.0 mW/MHz (typ) (VCC = 3.0 V)
Standby: 2 µW (typ) (VCC = 2.5 V)
: 2.4 µW (typ) (VCC = 3.0 V)
• Completely static memory.
No clock or timing strobe required
• Equal access and cycle times
• Common data input and output.
Three state output
• Battery backup operation.
2 chip selection for battery backup
• Temperature range: –40 to +85°C
|
HM62V16256CI Series
Ordering Information
Type No.
HM62V16256CLTTI-7
Access time
70 ns
Package
400-mil 44-pin plastic TSOPII (normal-bend type) (TTP-44DB)
2
|
Pin Arrangement
HM62V16256CI Series
A4
A3
A2
A1
A0
CS1
I/O0
I/O1
I/O2
I/O3
VCC
VSS
I/O4
I/O5
I/O6
I/O7
WE
A17
A16
A15
A14
A13
44-pin TSOP
1 44
2 43
3 42
4 41
5 40
6 39
7 38
8 37
9 36
10 35
11 34
12 33
13 32
14 31
15 30
16 29
17 28
18 27
19 26
20 25
21 24
22 23
(Top view)
A5
A6
A7
OE
UB
LB
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
CS2
A8
A9
A10
A11
A12
Pin Description
Pin name
A0 to A17
I/O0 to I/O15
CS1
CS2
WE
OE
LB
UB
VCC
VSS
Function
Address input
Data input/output
Chip select 1
Chip select 2
Write enable
Output enable
Lower byte select
Upper byte select
Power supply
Ground
3
|
| @ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact) |