x 8-bit. HM62W8512BI Datasheet

HM62W8512BI 8-bit. Datasheet pdf. Equivalent

HM62W8512BI Datasheet
Recommendation HM62W8512BI Datasheet
Part HM62W8512BI
Description 4 M SRAM (512-kword x 8-bit)
Feature HM62W8512BI; HM62W8512BI Series 4 M SRAM (512-kword × 8-bit) ADE-203-1086A (Z) Rev. 1.0 Jul. 13, 1999 Descriptio.
Manufacture Hitachi Semiconductor
Datasheet
Download HM62W8512BI Datasheet




Hitachi Semiconductor HM62W8512BI
HM62W8512BI Series
4 M SRAM (512-kword × 8-bit)
ADE-203-1086A (Z)
Rev. 1.0
Jul. 13, 1999
Description
The Hitachi HM62W8512BI is a 4-Mbit static RAM organized 512-kword × 8-bit. HM62W8512BI Series
has realized higher density, higher performance and low power consumption by employing Hi-CMOS process
technology. The HM62W8512BI Series offers low power standby power dissipation; therefore, it is suitable
for battery backup systems. It is packaged in standard 32-pin TSOP II.
Features
Single 3.3 V supply: 3.3 V ± 0.3V
Access time: 70/85 ns (max)
Power dissipation
Active: 16.5 mW/MHz (typ)
Standby: 3.3 µW (typ)
Completely static memory. No clock or timing strobe required
Equal access and cycle times
Common data input and output: Three state output
Directly LV-TTL compatible: All inputs and outputs
Battery backup operation
Operating temperature: –40 to +85˚C
Ordering Information
Type No.
HM62W8512BLTTI-7
HM62W8512BLTTI-8
Access time
70 ns
85 ns
Package
400-mil 32-pin plastic TSOP II (TTP-32D)



Hitachi Semiconductor HM62W8512BI
HM62W8512BI Series
Pin Arrangement
32-pin TSOPII (Normal Type TSOP)
A18 1
A16 2
A14 3
A12 4
A7 5
A6 6
A5 7
A4 8
A3 9
A2 10
A1 11
A0 12
I/O0 13
I/O1 14
I/O2 15
VSS 16
(Top view)
32 VCC
31 A15
30 A17
29 WE
28 A13
27 A8
26 A9
25 A11
24 OE
23 A10
22 CS
21 I/O7
20 I/O6
19 I/O5
18 I/O4
17 I/O3
Pin Description
Pin name
A0 to A18
I/O0 to I/O7
CS
OE
WE
VCC
VSS
Function
Address input
Data input/output
Chip select
Output enable
Write enable
Power supply
Ground
2



Hitachi Semiconductor HM62W8512BI
Block Diagram
A18
A16
A1
A0
A2
A12
A14
A3
A7
A6
I/O0
I/O7
CS
WE
OE
HM62W8512BI Series
Row
Decoder
Memory Matrix
1,024 × 4,096
V CC
V SS
Input
Data
Control
Column I/O
Column Decoder
A13 A17A15A8 A9 A11A10A4 A5
••
Timing Pulse Generator
Read/Write Control
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)