|
|
Chip Microcomputer. CXP81800 Datasheet |
|
|
|
CXP81800
CMOS 8-bit Single Chip Microcomputer
Piggyback/
evaluator type
Description
The CXP81800 is a CMOS 8-bit single chip micro-
computer of piggyback/evaluator combined type,
which is developed for evaluating the function of the
CXP81840A/81848A.
100 pin PQFP (Ceramic)
Features
• A wide instruction set (213 instructions) which cover
various types of data
QFP supported
LQFP supported
– 16-bit operation/multiplication and division/
boolean bit operation instructions
• Minimum instruction cycle 333ns at 12MHz operation (3.0 to 5.5V)
250ns at 16MHz operation (4.5 to 5.5V)
122µs at 32kHz operation
• Applicable EPROM
LCC type 27C256, LCC type 27C512
(Maximum 48Kbytes are available)
• Incorporated RAM capacity 1344bytes
• Peripheral functions
– A/D converter
8-bit, 12-channel, successive approximation method
(Conversion time of 20µs/16MHz)
– Serial interface
Incorporated 8-bit, 8-stage FIFO
(auto transfer for 1 to 8bytes), 1-channel
8-bit clock synchronous 1-channel
– Timer
8-bit timer
8-bit timer/counter
19-bit time base timer
32kHz timer/counter
– High precision timing pattern generator PPG 19-pin, 32-stage programmable
RTG 5-pin, 2-channel
– PWM/DA gate output
PWM output 12-bit, 2-channel
(repetitive frequency 62.5kHz/16MHz)
DA gate pulse output 12-bit, 4-channel
– FRC capture unit
Incorporated 26-bit and 8-stage FIFO
– PWM output
14-bit, 1-channel
– Remote control receiving circuit
8-bit pulse measuring counter 6-stage FIFO
• Interruption
21 factors, 15 vectors, multi-interruption possible
• Standby mode
SLEEP/STOP
• Package
100-pin ceramic PQFP
Note) Mask option depends on the type of the CXP81800. Refer to the Products List for details.
Structure
Silicon gate CMOS IC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E95827A68-PS
|
Pin Configuration in Piggyback Mode (QFP package)
CXP81800
PB5/PPO13
PB4/PPO12
PB3/PPO11
PB2/PPO10
PB1/PPO9
PB0/PPO8
PC7/RTO7
PC6/RTO6
PC5/RTO5
PC4/RTO4
PC3/RTO3
PC2/PPO18
PC1/PPO17
PC0/PPO16
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
1 80
2 79
3 78
4 77
5 76
6 75
7 74
8 73
9 72
10 71
4 3 2 1 32 31 30
11 A6 5
29 A8
70
12 A5 6
28 A9
69
13 A4 7
27 A11
68
14 A3 8
26 NC
67
15 A2 9
25 OE
66
16 A1 10
24 A10
65
17 A0 11
23 CE
64
18
NC 12
22 D7
63
19 D0 13
21 D6
62
20 14 15 16 17 18 19 20 61
21 60
22 59
23 58
24 57
25 56
26 55
27 54
28 53
29 52
30 51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
PI6/SO1
PI7/SI1
PE0/INT0
PE1/EC/INT2
PE2/PWM0
PE3/PWM1
PE4/DAA0
PE5/DAA1
PE6/DAB0
PE7/DAB1
PG0
PG1
PG2
PG3
PG4
PG5
PG6/EXI0
PG7/EXI1
AN0
AN1
AN2
AN3
PF0/AN4
PF1/AN5
PF2/AN6
PF3/AN7
AVDD
AVREF
AVss
PF4/AN8
Note) 1. NC (Pin 90) is always connected to VDD.
2. VSS (Pins 41 and 88) are both connected to GND.
3. MP (Pin 39) is always connected to GND.
–2–
|
Pin Configuration in Piggyback Mode (LQFP package)
CXP81800
PB3/PPO11
PB2/PPO10
PB1/PPO9
PB0/PPO8
PC7/RTO7
PC6/RTO6
PC5/RTO5
PC4/RTO4
PC3/RTO3
PC2/PPO18
PC1/PPO17
PC0/PPO16
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
PD7
PD6
PD5
PD4
PD3
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
1 75
2 74
3 73
4 72
5 71
6 70
7
A15 1
28 VDD
69
A12 2
27 A14
8 68
A7 3
26 A13
9 67
A6 4
25 A8
10 66
A5 5
24 A9
11 65
A4 6
23 A11
12 64
A3 7
22 OE
13 63
A2 8
21 A10
14 62
A1 9
20 CE
15 61
A0 10
19 D7
16 60
D0 11
18 D6
17 59
D1 12
17 D5
18 58
D2 13
16 D4
19 57
GND
14
15 D3
20 56
21 55
22 54
23 53
24 52
25 51
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
PE1/EC/INT2
PE2/PWM0
PE3/PWM1
PE4/DAA0
PE5/DAA1
PE6/DAB0
PE7/DAB1
PG0
PG1
PG2
PG3
PG4
PG5
PG6/EXI0
PG7/EXI1
AN0
AN1
AN2
AN3
PF0/AN4
PF1/AN5
PF2/AN6
PF3/AN7
AVDD
AVREF
Note) 1. NC (Pin 88) is always connected to VDD.
2. VSS (Pins 39 and 86) are both connected to GND.
3. MP (Pin 37) is always connected to GND.
–3–
|
| @ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact) |