DIGITAL-TO-ANALOG CONVERTER. DAC56 Datasheet

DAC56 CONVERTER. Datasheet pdf. Equivalent

DAC56 Datasheet
Recommendation DAC56 Datasheet
Part DAC56
Description Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
Feature DAC56; DA C56 ® DA 49% FPO C5 6 DAC56 Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER FEATUR.
Manufacture Burr-Brown Corporation
Datasheet
Download DAC56 Datasheet




Burr-Brown Corporation DAC56
DAC56
® 49%
FPO
DAC56
DAC56
Monolithic 16-Bit Resolution
DIGITAL-TO-ANALOG CONVERTER
FEATURES
q COMPLETE D/A CONVERTER:
Internal Voltage Reference
±3V Output Operational Amplifier
Pinout Allows IOUT (±1.0mA) Option
No external components required
q 0.012% LINEARITY ERROR MAX
q 12-BIT MONOTONICITY GUARANTEED
OVER 0°C TO +70°C
q ±5V TO ±12V POWER SUPPLY
q SETTLING TIME: VOUT = 1.5µs;
IOUT = 350ns
q SERIAL DATA INPUT: Binary Two’s
Complement
q 16-PIN PLASTIC DIP AND SOIC
DESCRIPTION
The DAC56 is a complete 16-bit monolithic D/A
converter. Completely self-contained with a stable,
low noise, internal zener voltage reference; high-speed
current switches; a resistor ladder network; and a low
noise output operational amplifier all on a single
monolithic chip. The DAC56 operates over a wide
power supply range from ±5V to ±12V.
Differential linearity error (DLE) is guaranteed to
meet specifications without external adjustment. How-
ever, provisions for an externally adjustable circuit
controlling the MSB error, the differential linearity
error at bipolar zero, makes the DLE at BPZ essen-
tially zero and provides for high system performance.
The I/V amplifier stage includes an output current
limiting circuit to protect both amplifier and load from
excessive current. This assures the user of high system
reliability.
APPLICATIONS
q PROCESS CONTROL
q ATE PIN ELECTRONICS LEVEL SETTING
q CLOSED-LOOP SERVO-CONTROL
q AUTO-CALIBRATION CIRCUIT FOR A/D
BOARDS
q UP-GRADE REPLACEMENT FOR
MULTIPLYING D/A
q X-Y PLOTTER
q DSP PROCESSOR BOARDS
A high-speed interface is capable of clocking in data
at a rate of 10MHz max, and its interface logic con-
tains a serial data clock (input), serial data (input) and
latch-enable (input). Serial data is clocked MSB first
into a 16-bit register and then latched into a 16-bit
parallel register.
The DAC56 is packaged in a 16-pin plastic DIP and
16-pin SOIC.
Reference
16-Bit
IOUT DAC
RF
16-Bit Input Latch
Output
16-Bit Serial-to-Parallel Conversion
Clock LE Data
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
PDS-11231A
DAC56
®



Burr-Brown Corporation DAC56
SPECIFICATIONS
ELECTRICAL
All specifications at +25°C, and power supply voltage of ±5V, unless otherwise noted.
PARAMETER
DIGITAL INPUT
Resolution
Digital Input Level: (1) VIH
VIL
IIH • VI = +2.7V
IIL • VI = +0.4V
Input Clock Frequency
ACCURACY
Integral Linearity Error
Differential Linearity Error
Gain Error
Bipolar Zero Error
Monotonicity
TEMPERATURE DRIFT
Gain Drift
Bipolar Zero Drift
Linearity Drift
Differential Linearity Drift
POWER SUPPLY SENSITIVITY
Gain
Bipolar Zero
SETTLING TIME
Voltage Output
6V Step
1LSB
Current Output
1mA Step
Slew Rate
ANALOG OUTPUT
Voltage Output Configuration
Bipolar Range
Output Current
Output Impedance
Short Circuit Duration
Current Output Configuration
Bipolar Range
Output Impedance
WARMUP TIME
POWER SUPPLY REQUIREMENTS(4)
Supply Voltage
+VS and +VL
–VS and –VL
Supply Drain (No Load)
+V (+VS and +VL = +5V)
–V (–VS and –VL = –5V)
+V (+VS and +VL = +12V)
–V (–VS and –VL = –12V)
Power Dissipation
VS and VL = ±5V
VS and VL = ±12V
TEMPERATURE RANGE
Specification
Storage
CONDITIONS
0°C to +70°C
0°C to +70°C
±VS = ±VL = ±5VDC
to ±0.006% of FSR
10 to 100Load
1kLoad(3)
MIN
+2.4
0
10
DAC56
TYP
16
±60
±20
±0.0045
±0.0015
MAX
+VL
+0.8
+1
–50
±0.012
±0.024
±1.5
±0.5
12
±0.012
±0.024
UNITS
Bits
V
V
µA
µA
MHz
% of FSR(3)
% of FSR
% of FSR
% of FSR
Bits
ppm of FSR/°C
ppm of FSR/°C
% of FSR
% of FSR
% of FSR/%V
% of FSR/%V
1.5 µs
1 µs
350 ns
350 ns
12 V/µs
±2.66 ±3.0 ±3.34
±8
0.1
Indefinite to Common
±1
1.2
1
V
mA
mA
k
min
+4.75
–4.75
0
–60
+5.00
–5.00
+10
–25
+12
–27
175
468
+13.2
–13.2
+17
–35
260
70
100
V
V
mA
mA
mA
mA
mW
mW
°C
°C
NOTES: (1) Logic input levels are TTL-/CMOS-compatible. (2) FSR means full-scale range and is equivalent to 6V (±3V) for DAC56 in the VOUT mode. (3) Measured
with an active clamp to provide a low impedance for approximately 200ns. (4) All specifications assume +VS connected to +VL and –VS connected to –VL. If supplies
are connected separately, –VL must not be more negative than –VS to assure proper operation. No similar restriction applies to the value of +VL with respect to +VS.
®
DAC56
2



Burr-Brown Corporation DAC56
PIN CONFIGURATION
–5V
1µF
+5V
1µF
–5V
1µF
–VS
1
LCOM
2
+VL
3
NC 4
CLK 5
LE 6
Data 7
–VL
8
16-Bit
DAC Latch
16-Bit Serial
to Parallel
Conversion
Control
Logic and
Level
Shifting
Circuit
16-Bit
IOUT
DAC
16 +VS
15 TRIM
+5V
1µF
14 MSB ADJ
13 IOUT
ACOM
12
SJ
11
10 RF
Analog
Output
9
VOUT
(±3.0V)
NOTES:
= Analog Common
= Logic Common
PIN ASSIGNMENTS
PIN NAME FUNCTION
1 –VS Analog Negative Supply
2
LCOM
Logic Common
3 +VL Logic Positive Supply
4 NC No Connection
5 CLK Clock Input
6 LE Latch Enable Input
7
DATA
Serial Data Input
8 –VL Logic Negative Supply
9
VOUT
Voltage Output
10 RF Feedback Resistor
11 SJ Summing Junction
12 ACOM Analog Common
13 IOUT Current Output
14 MSB ADJ MSB Adjustment Terminal
15
TRIM
MSB Trim-pot Terminal
16 +VS Analog Positive Supply
PACKAGE INFORMATION
PRODUCT
DAC56P
DAC56U
PACKAGE
16-Pin Plastic DIP
16-Pin SOIC
PACKAGE DRAWING
NUMBER(1)
180
211
NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix C of Burr-Brown IC Data Book.
ABSOLUTE MAXIMUM RATINGS
DC Supply Voltage ....................................................................... ±15VDC
Input Logic Voltage ........................................................... –1V to +VS/+VL
Power Dissipation .......................................................................... 850mW
Operating Temperature ................................................... –25°C to +70°C
Storage Temperature ..................................................... –80°C to +100°C
Lead Temperature (soldering, 10s) ............................................... +300°C
ELECTROSTATIC
DISCHARGE SENSITIVITY
Electrostatic discharge can cause damage ranging from per-
formance degradation to complete device failure. Burr-
Brown Corporation recommends that all integrated circuits
be handled and stored using appropriate ESD protection
methods.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.
®
3 DAC56







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)