64K x 16 Static RAM
021
CY7C1021
64K x 16 Static RAM
Features
• High speed — tAA = 12 ns • CMOS for optimum speed/power • Low active power...
Description
021
CY7C1021
64K x 16 Static RAM
Features
High speed — tAA = 12 ns CMOS for optimum speed/power Low active power — 1320 mW (max.) Automatic power-down when deselected Independent Control of Upper and Lower bits Available in 44-pin TSOP II and 400-mil SOJ (BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is written into the location specified on the address pins (A0 through A15). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O9 through I/O16) is written into the location specified on the address pins (A0 through A15). Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the write enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O1 to I/O8. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O9 to I/O16. See the truth table at the back of this data sheet for a complete description of read and write modes. The input/output pins (I/O1 through I/O16) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW). The CY7C1021 is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages.
Functional Description
The CY7C1021 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic pow...
Similar Datasheet