Document
CXA2006Q
Digital CCD Camera Head Amplifier
Description The CXA2006Q is a bipolar IC developed as a head amplifier for digital CCD cameras. This IC provides the following functions: correlated double sampling, AGC for the CCD signal, GCA for the lowband chroma signal, AMP for high-band chroma and line signals, A/D sample and hold, blanking, A/D reference voltage, and an output driver. Features • High sensitivity made possible by a high-gain AGC amplifier • Blanking function provided for the purpose of calibrating the CCD output signal black level • Regulator output pin provided for A/D converter reference voltage • Built-in GCA and AMP for amplifying video signals (chroma and line signals) from external sources • Built-in sample-and-hold circuits (for camera signals and for video signals) required by external A/D converters Absolute Maximum Ratings • Supply voltage VCC • Operating temperature Topr • Storage temperature Tstg • Allowable power dissipation PD Operating Conditions Supply voltage Applications Digital CCD cameras Structure Bipolar silicon monolithic IC 32 pin QFP (Plastic)
14 –20 to +75 –65 to +150 640
V °C °C mW
VCC1, 2, 3
4.5 to 5
V
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E94X41B8X-PS
CXA2006Q
Block Diagram and Pin Configuration
CCDLEVEL
AGCCONT
CLPDM
GND1
VCC1
SHD
SHP
24
23
22
21
20
19
18
17
N.C.
PIN
25 AGCCLP
16
AGCCLP
DIN
26
SH1
SH2 AGC SH3 LPF CAMSH BLK
15
CLPOB
VCC2
27 COSCLP1
14
XRS
N.C.
28
COSCLP2
REF BOTTOM
REF TOP
13
PBLK
LIN/CH
29 LIN/CH SW LIN CLP VI SW AMP CENTER BIAS VISH CH/CL DC CENTER BIAS GCA DRV C/V SW OFFSET SW
12
OFFSET
GND2
30
11
VRT
RFCONT
31
10
VRB
PBRFC
32 MODE SWITCHING LOUTCLP
9
VCC3
1
2
3
4
5
6
7
8
VSHP
CAM/VIDEO
–2–
LOUTCLP
DRVOUT
CH/CL
PB/REC
GND3
PS
CXA2006Q
Pin Description Pin No. 1 Symbol CAM /VIDEO
25µA 25µA 68k
(VCC1, 2, 3 = 4.75V) Pin voltage Equivalent circuit Description Camera and video signal selector. Chroma signal and composite video signal selector. High-band chroma signal and low-band chroma signal selector. Power save mode.
2
PB/REC
1
VTH = 1.35V 3 CH/CL
127 1.35V
2 3 4 10k 24k
27k
4
PS
16.25k
Sampling 5 VSHP VTH = 1.32V
5 127 1.32V
Sample-and-hold pulse input for video.
10k Sampling
2mA 400µA
6.25k
6 23 30
GND3 GND23 GND2
GND
Ground.
100µA
200µA
66k
1.1k
7
LOUTCLP
Approx. 2V
7 4µA 1.27V 24k 16k 127 100k
Capacitor connection for LOUTCLP which clamps the output minimum level in modes which pass the composite video signal. (Recommended value: 0.1µF)
–3–
CXA2006Q
Pin No.
Symbol
Pin voltage
Equivalent circuit
Description
100µA
4mA 8 127 DRVOUT
8
• Camera mode (CAM) VRB – 200mV < black level < VRB + 300mV • Composite DRVOUT video mode (LIN) VRB + 100mV • Chroma mode (CH, CL) Center voltage = (VRT – VRB)/2
Driver output for A/D converter capable of DC coupling. Dynamic range = 2Vp-p
1.5mA 1.5mA
50
30k
SW1 SW2 Mode 0 0 0 1 0 1 CH, CL CAM LIN —
2.1V SW1 SW2 10p
1 1
OFFSET
0: Closed 1: Open
9 20 27
VCC3 VCC1 VCC2
VCC
Power supply.
2V regulator output.
13.75k
10
10
VRB
2.0V
2V 2k 10k 100µA
Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)
4V regulator output.
3.75k 4V 3k 1.1k 11
11
VRT
4.0V
20k
100µA
100µA
100µA
Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)
–4–
CXA2006Q
Pin No.
Symbol
Pin voltage
Equivalent circuit
Description
66k
100µA
100µA 127
Controls the output offset during camera mode.
12
12
OFFSET
0 to 3V
24k
23k
1.1k
10k
When 0V: less than (VRB – 200mV) When 3.0V: greater than (VRB + 300mV)
25µA
25µA 68k
Camera signal preblanking pulse input. Active when Low only during camera mode. Calibrates the black level of the AGC output waveform. When PBLK is Low, the DRVOUT potential is forced to 2V.
VTH = 1.35V 13 PBLK
13 Active: Low 24k 10k
127 1.35V 27k
VTH = 2.16V 14 XRS
12.25k
200
2.16V
127 14 5p 100µA 2.5mA 200 10k
Camera signal sample-and-hold pulse input.
10.25k
Sampling
VTH = 1.45V 15 CLPOB
15
1.1k
66k
1.45V 127 100µA 29k
Active: Low
10k
Clamp pulse used to clamp the optical black portion of the camera signal after it passes through the AGC amplifier.
–5–
CXA2006Q
Pin No.
Symbol
Pin voltage
Equivalent circuit
Description
1.1k
2k
16
16
AGCCLP
Approx. 3V
50µA
127
AGC clamp capacitor. (Recommended value: 0.1µF)
2k
20µA
AGC gain control.
4k 20k 38k
18
AGCCONT
0 to 3.0V
18
127 10k 40µA 40µA 20µA 20.