Document
CXD1185CQ/CR
SCSI 1 Protocol Controller For the availability of this product, please contact the sales office.
Description The CXD1185C is a high performance CMOS SCSI controller LSI that conforms to ANSIX3. 1311986 standards. The CXD1185C is capable of operating in both initiator and target modes. It satisfies all standard SCSI bus features, such as arbitration, selection and parity generation/check functions. A 24-bit data transfer byte counter and 16-byte FIFO are built into the hardware. Two separate buses for data and processor makes high speed data transfer possible. 48 mA (sinking) port is built-in to achieve reduction in the number of external components. The chip offers a set of high level commands at SCSI phase level. It is also possible to read/write all individual SCSI signals. The combination of the above two makes programs simpler and at the same time improves programmability. Features • Satisfies all SCSI bus features, including arbitration, selection, parity generation/check and synchronous data transfer. • Maximum synchronous data transfer rate of 4.0 MB/s and maximum asynchronous data transfer rate of 2.5 MB/s. • Provides two separate ports for the data bus and the CPU bus. • Built-in user-programmable timer for selection /reselection time-out operation. • Supports 8-bit microcomputer bus. • Support programmed I/O and DMA transfer. • Built-in 48 mA (sinking) SCSI port. The SCSI port can be used as either single-ended port or differential port. • Built-in 24-bit data transfer counter. • Built-in 16-byte FIFO. CXD1185CQ 64 pin QFP (Plastic) CXD1185CR 64 pin LQFP (Plastic)
• • • • • • • • •
Supports SCSI phase commands. All SCSI control signal are software controllable. All interrupt conditions are software maskable. Built-in 4-bit general-use I/O port. Programmable SCSI RST drive time. Programmable interrupt pin (IRQ) active logic level. Single initiator mode detection logic. Selection phase SCSI parity check/ignore switch. Pin compatible with CXD1185AQ. (CXD1185CQ only) • Comes in 64-pin QFP or 64-pin LQFP Applications SCSI controller Structure CMOS Process Absolute Maximum Ratings (Ta=25 °C, VSS=0 V) • Supply voltage VDD VSS–0.5 to +7.0 V • Input voltage VI VSS–0.5 to VDD +0.5 V • Output voltage VO VSS–0.5 to VDD +0.5 V • Operating temperature Topr –20 to +75 °C • Storage temperature Tstg –55 to +150 °C
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
—1—
E92905B78-TE
CXD1185CQ/CR
Block Diagram (CXD1185CQ)
RST 20
Reset Control Arbiration Control
29 RES
BSY 18 ATN 17 MSG 22 C/D 24 I/O 28
+
SCSI Control
33-40
C7-C0
SEL 23
+
Selection Control
Time-Out Sync Transfer Control Interrupt Request
–1
Transfer Byte Counter
Interrupt Mask
REQ 25
+ DMA Control
43 DRQ 44 DACK Configuration 42 IRQ 57 CLK
ACK 19
+
FIFO Counter Command
5, 7-10, 12-14
Command Interpreter
59 INIT 60 TARG
DB7-DB0 D7-D0
47-54
+
FIFO Status ID General-Use I/O Port
61-64
Differential Control
+
P3-P0
DP 55 DBP 15
Parity Generate/Check Decode 30 32 31
1-4
A3-A0 CS WE RE
—2—
CXD1185CQ/CR
Block Diagram (CXD1185CR)
RST 18
Reset Control Arbiration Control
27 RES
BSY 16 ATN 15 MSG 20 C/D 22 I/O 26
+
SCSI Control
31-38
C7-C0
SEL 21
+
Selection Control
Time-Out Sync Transfer Control –1 Interrupt Request
Transfer Byte Counter
Interrupt Mask
REQ 23
+ DMA Control
41 DRQ 42 DACK Configuration 40 IRQ 55 CLK FIFO Counter Command
ACK 17
+
3, 5-8, 10-12
Command Interpreter
57 INIT 58 TARG
DB7-DB0 D7-D0
45-52
+
FIFO Status ID General-Use I/O Port
59-62
Differential Control
+
P3-P0
DP 53 DBP 13
Parity Generate/Check Decode
63, 64, 1, 2
A3-A0 28 CS 30 WE 29 RE
—3—
CXD1185CQ/CR
Pin Configuration
51 33 49 52 32 48 33 32
CXD1185CQ CXD1185CR 64 20
1
19 64 1 16 17
Pin Description Pin No. CXD1185CQ CXD1185CR 1 63 2 64 3 1 4 2 5 3 6 4 7 5 8 6 9 7 10 8 11 9 12 10 13 11 14 12 15 13 16 14 17 15 18 16 19 17 20 18 21 19 22 20 23 21 24 22 25 23 26 24 27 25 28 26 Symbol A3 A2 A1 A0 DB0 VSS DB1 DB2 DB3 DB4 VSS DB5 DB6 DB7 DBP VSS ATN BSY ACK RST VSS MSG SEL C/D REQ VDD VSS I/O I/O I I I I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O Description Register select signal bit 3 Register select signal bit 2 Register select signal bit 1 Register select signal bit 0 SCSI bus DB0 signal GND SCSI bus DB1 signal SCSI bus DB2 signal SCSI bus DB3 signal SCSI bus DB4 signal GND SCSI bus DB5 signal SCSI bus DB6 signal SCSI bus DB7 signal SCSI bus DBP signal, odd parity GND SCSI bus ATN signal SCSI bus BSY signal SCSI bus ACK signal SCSI bus RST signal GND SCSI bus MSG signal SCSI bus SEL signal SCSI bus C/D.