OCTAL BUS TRANSCEIVER
74ACT245
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (NON INVERTED)
s HIGH SPEED: tPD = 5.4ns (TYP.) at VCC = 5V s LOW P...
Description
74ACT245
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (NON INVERTED)
s HIGH SPEED: tPD = 5.4ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION:
ICC = 4 µA(MAX.) at TA=25°C s COMPATIBLE WITH TTL OUTPUTS
VIH = 2V (MIN.), VIL = 0.8V (MAX.)
s 50Ω TRANSMISSION LINE DRIVING CAPABILITY
DIP
SOP
TSSOP
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) s BALANCED PROPAGATION DELAYS:
t(s)tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
cVCC (OPR) = 4.5V to 5.5V us PIN AND FUNCTION COMPATIBLE WITH rod74 SERIES 245
s IMPROVED LATCH-UP IMMUNITY
te PDESCRIPTION leThe 74ACT245 is an advanced high-speed CMOS oOCTAL BUS TRANSCEIVER (3-STATE) sfabricated with sub-micron silicon gate and bdouble-layer metal wiring C2MOS tecnology. OThis IC is intended for two-way asynchronous -communication between data buses and the )direction of data transmission is determined by t(sDIR input. The enable input G can be used to cdisable the device so that the buses are effectively uisolated. Obsolete ProdPIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
DIP SOP TSSOP
TUBE
74ACT245B 74ACT245M
T&R
74ACT245MTR 74ACT245TTR
The device is designed to interface directly High Speed CMOS systems with TTL, NMOS and CMOS output voltage levels. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. IT IS PROHIBITED TO APPLY A SIGNAL TO A TERMINAL WHEN IT IS IN OUTPUT MODE AND WHEN A BUS THERMINAL IS FLOATING (HIGH IMPEDANCE S...
Similar Datasheet