DatasheetsPDF.com

74F113

Dual J-K negative edge-triggered flip-flops

Description

INTEGRATED CIRCUITS 74F113 Dual J-K negative edge-triggered flip-flops without reset Product specification IC15 Data Handbook 1991 Feb 14 Philips Semiconductors Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flops without reset 74F113 FEATURE Industrial temperature range available (–40°C to +85°C) DESCRIPTION The...

NXP

Download 74F113 Datasheet

Similar Datasheet

74F10 Triple 3-input NAND gate - NXP
74F10 Triple 3-Input NAND Gate - Fairchild Semiconductor
74F10 Triple 3-Input NAND Gate - National Semiconductor
74F10 TRIPLE 3-INPUT POSITIVE-NAND GATE - Texas Instruments
74F1056 8-Bit Schottky Barrier Diode Array - Fairchild Semiconductor
74F1071 18-Bit Undershoot/Overshoot Clamp - Fairchild Semiconductor
74F109 Dual JK Positive Edge-Triggered Flip-Flop - National Semiconductor
74F109 Positive J-K positive edge-triggered flip-flops - NXP
74F109 Dual JK Positive Edge-Triggered Flip-Flop - Fairchild Semiconductor
74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP - Texas Instruments

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)