74173 3-state Datasheet

74173 Datasheet, PDF, Equivalent


Part Number

74173

Description

Quad D-type flip-flop; positive-edge trigger; 3-state

Manufacture

NXP

Total Page 10 Pages
Datasheet
Download 74173 Datasheet


74173
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT173
Quad D-type flip-flop; positive-edge
trigger; 3-state
Product specification
File under Integrated Circuits, IC06
December 1990

74173
Philips Semiconductors
Quad D-type flip-flop; positive-edge trigger; 3-state
Product specification
74HC/HCT173
FEATURES
Gated input enable for hold (do nothing) mode
Gated output enable control
Edge-triggered D-type register
Asynchronous master reset
Output capability: bus driver
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT173 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT173 are 4-bit parallel load registers with
clock enable control, 3-state buffered outputs (Q0 to Q3)
and master reset (MR).
When the two data enable inputs (E1 and E2) are LOW, the
data on the Dn inputs is loaded into the register
synchronously with the LOW-to-HIGH clock (CP)
transition. When one or both En inputs are HIGH one
set-up time prior to the LOW-to-HIGH clock transition, the
register will retain the previous data. Data inputs and clock
enable inputs are fully edge-triggered and must be stable
only one set-up time prior to the LOW-to-HIGH clock
transition.
The master reset input (MR) is an active HIGH
asynchronous input. When MR is HIGH, all four flip-flops
are reset (cleared) independently of any other input
condition.
The 3-state output buffers are controlled by a 2-input NOR
gate. When both output enable inputs (OE1 and OE2) are
LOW, the data in the register is presented to the Qn
outputs. When one or both OEn inputs are HIGH, the
outputs are forced to a high impedance OFF-state. The
3-state output buffers are completely independent of the
register operation; the OEn transition does not affect the
clock and reset operations.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/ tPLH
fmax
CI
CPD
propagation delay
CP to Qn
MR to Qn
maximum clock frequency
input capacitance
power dissipation
capacitance per flip-flop
CL = 15 pF; VCC = 5 V
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
(CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
TYPICAL
HC HCT
UNIT
17 17 ns
13 17 ns
88 88 MHz
3.5 3.5 pF
20 20 pF
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990
2


Features INTEGRATED CIRCUITS DATA SHEET For a co mplete data sheet, please also download : • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74H C/HCT/HCU/HCMOS Logic Package Informati on • The IC06 74HC/HCT/HCU/HCMOS Logi c Package Outlines 74HC/HCT173 Quad D- type flip-flop; positive-edge trigger; 3-state Product specification File und er Integrated Circuits, IC06 December 1 990 Philips Semiconductors Product sp ecification Quad D-type flip-flop; positive-edge trigger; 3-state FEATURES • Gated input enable for hold (do no thing) mode • Gated output enable con trol • Edge-triggered D-type register • Asynchronous master reset • Outp ut capability: bus driver • ICC categ ory: MSI GENERAL DESCRIPTION The 74HC/H CT173 are high-speed Si-gate CMOS devic es and are pin compatible with low powe r Schottky TTL (LSTTL). They are specif ied in compliance with JEDEC standard n o. 7A. The 74HC/HCT173 are 4-bit parall el load registers with clock enable control, 3-state buffered outputs (Q0 to Q3) and mast.
Keywords 74173, datasheet, pdf, NXP, Quad, D-type, flip-flop;, positive-edge, trigger;, 3-state, 4173, 173, 73, 7417, 741, 74, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)