KM432S2030C

KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 March 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.1 Mar. '99 KM432S2030C Revision History CMOS SDRAM Revision 1.1 (March 12th, 1999) Corrected typo in ordering information on page 3 Revision 1.0 (March 8th, 1999) - Final Spec Removed KM432S2030C-Z@CL2 part (125MHz@CL2) Changed tRDL from 1CLK to 2CLK for every clock frequency. For -6/7/8/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV" Revision 0.3 (March 5th, 1999) - Preliminary Spec Revision 0.2 (February 13th, 1999) Removed KM432S2030C-7@CL2 part (115MHz@CL2) Changed VDD condition of KM432S2030C-8@CL2 from 3.135V to 3.0V~3.6V. Changed AC Characteristic table format Add KM432S2030C-Z part. Revision 0.1 (December 2nd, 1998) Delete refresh information(4K/64ms) Revision 0.0 (November 20th, 1998) Define target specification. -2- REV. 1.1 Mar. '99 KM432S2030C 512K x 32Bit x 4 Banks Synchronous DRAM FEATURES 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Burst read single-bit write operation DQM for masking Auto & self refresh 15....