DatasheetsPDF.com

ispGDX240VA-9B388I

Lattice Semiconductor

In-System Programmable 3.3V Generic Digital CrosspointTM

ispGDX 240VA TM In-System Programmable 3.3V Generic Digital Crosspoint TM Features • IN-SYSTEM PROGRAMMABLE GENERIC DI...


Lattice Semiconductor

ispGDX240VA-9B388I

File Download Download ispGDX240VA-9B388I Datasheet


Description
ispGDX 240VA TM In-System Programmable 3.3V Generic Digital Crosspoint TM Features IN-SYSTEM PROGRAMMABLE GENERIC DIGITAL CROSSPOINT FAMILY — Advanced Architecture Addresses Programmable PCB Interconnect, Bus Interface Integration and Jumper/Switch Replacement — “Any Input to Any Output” Routing — Fixed HIGH or LOW Output Option for Jumper/DIP Switch Emulation — Space-Saving PQFP and BGA Packaging — Dedicated IEEE 1149.1-Compliant Boundary Scan Test HIGH PERFORMANCE E2CMOS® TECHNOLOGY — 3.3V Core Power Supply — 4.5ns Input-to-Output/4.5ns Clock-to-Output Delay — 200MHz Maximum Clock Frequency — TTL/3.3V/2.5V Compatible Input Thresholds and Output Levels (Individually Programmable) — Low-Power: 16.5mA Quiescent Icc — 24mA IOL Drive with Programmable Slew Rate Control Option — PCI Compatible Drive Capability — Schmitt Trigger Inputs for Noise Immunity — Electrically Erasable and Reprogrammable — Non-Volatile E2CMOS Technology ispGDXVA™ OFFERS THE FOLLOWING ADVANTAGES Functional Block Diagram I/O Pins D ISP Control I/O Pins C I/O Pins A I/O Cells Global Routing Pool (GRP) I/O Cells FLEXIBLE ARCHITECTURE — Combinatorial/Latched/Registered Inputs or Outputs — Individual I/O Tri-state Control with Polarity Control — Dedicated Clock/Clock Enable Input Pins (four) or Programmable Clocks/Clock Enables from I/O Pins (60) — Single Level 4:1 Dynamic Path Selection (Tpd = 4.5ns) — Programmable Wide-MUX Cascade Feature Supports up to 16:1 MUX — Programmable Pull-ups, Bus H...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)