DatasheetsPDF.com

S3C72E8 Dataheets PDF



Part Number S3C72E8
Manufacturers Samsung semiconductor
Logo Samsung semiconductor
Description The S3C72E8/P72E8 is a SAM47 core-based 4-bit CMOS single-chip microcontroller. It has a timer/counter and LCD drivers.
Datasheet S3C72E8 DatasheetS3C72E8 Datasheet (PDF)

S3C72E8/P72E8 PRODUCT OVERVIEW 1 OVERVIEW PRODUCT OVERVIEW The S3C72E8/P72E8 is a SAM47 core-based 4-bit CMOS single-chip microcontroller. It has a timer/counter and LCD drivers. The S3P72E8 is especially suited for use in data bank, telephone and LCD general purpose. It is built around the SAM47 core CPU and contains ROM, RAM, 39 I/O lines, programmable timer/counter, buzzer output, enough LCD dot matrix, and segment drive pins. The S3C72E8/P72E8 can be used for dedicated control functions .

  S3C72E8   S3C72E8


Document
S3C72E8/P72E8 PRODUCT OVERVIEW 1 OVERVIEW PRODUCT OVERVIEW The S3C72E8/P72E8 is a SAM47 core-based 4-bit CMOS single-chip microcontroller. It has a timer/counter and LCD drivers. The S3P72E8 is especially suited for use in data bank, telephone and LCD general purpose. It is built around the SAM47 core CPU and contains ROM, RAM, 39 I/O lines, programmable timer/counter, buzzer output, enough LCD dot matrix, and segment drive pins. The S3C72E8/P72E8 can be used for dedicated control functions in a variety of applications, and is especially designed for multi data bank, telephone and LCD game. OTP The S3C72E8 microcontroller is also available in OTP (One Time Programmable) version, S3P72E8. S3P72E8 microcontroller has an on-chip 8 K-byte one-time-programable EPROM instead of masked ROM. The S3P72E8 is comparable to S3C72E8, both in function and in pin configuration. 1-1 PRODUCT OVERVIEW S3C72E8/P72E8 FEATURES SUMMARY Memory • • • 8192 × 8 bit program memory 5120 × 4 bit data memory in S3C72E8 108 x 5 bit display memory LCD Display • • • 12 characters dot matrix display (5 x 7) 12 digit display (8 segments) 60 segments and 9 common pins 39 I/O Pins • • • Input: 6 pins I/O: 17 pins Output: maximum 16 pins for 1-bit level output (sharing with segment driver outputs) Power-Down Modes • • Idle mode (only CPU clock stops) Stop mode (Main-System clock and CPU clock stops) Oscillation Sources • • • • Crystal, ceramic, or External RC for system clock Main-system clock frequency: 0.4 MHz - 6MHz Sub-system clock frequency: 32,768kHz CPU clock divider circuit (by 4,8, or 64) 8-Bit Basic Timer • Four internal timer functions 8-Bit Timer/Counter 0 • • • • Programmable 8-bit timer External event counter Arbitrary clock frequency output External clock signal divider Instruction Execution Times • • • 0.67, 1.33, 10.7 µs at 6MHz 0.95, 1.91, 15.3 µs at 4.19 MHz 122 µs at 32.768 kHz Watch Timer • • Time interval generation: 0,5ms, 3,9ms at 32768Hz 4 frequency (2/4/8/16 kHz) outputs to BUZ pin Operating Voltage Range Interrupts • • • Three external vectored interrupts: INT0, INT1, INTP0 Two internal vectored interrupts: INTB, INTT0 Two quasi-interrupts: INTW, INT2 • 1.8 V to 5.5 V Operating Temperature • -45 °C to 85 °C Package Type • 100-pin QFP Package Memory Mapped I/O Structure 1-2 S3C72E8/P72E8 PRODUCT OVERVIEW BLOCK DIAGRAM INTT0, INTB, INTW INT0, INT1, INTP0, INT2 RESET XIN XOUT XTIN XTOUT Input Port 0 P0.0-P0.3/ K0-K3 8-Bit Timer/ Counter 0 Interrupt Control Block Clock Instruction Register Input Port 1 P1.0/INT0 P1.1/INT1 Watch Timer Internal Interrupts Program Counter I/O Port 2 P2.0/BUZ P2.1/CLO P4.0/TCL0 P4.1/TCLO0 P4.2 P5.0-P5.3 I/O Port 4 Basic Timer Instruction Decoder Program Status Word I/O Port 5 COM0-COM8 SEG16-SEG59 SEG0-SEG15 /P8.0-P8.15 LCD Driver/ Controller Arithmetic and Logic Unit Stack Pointer I/O Port 6 I/O Port 7 P6.0-P6.3/ KS0-KS3 P7.0-P7.3/ KS4-KS7 Data and Display Memory 8 K Byte Program Memory Output Port 8 P8.0-P8.15/ SEG0-SEG15 NOTE: Data memory: 5120 x 4 bits in KS57C21408 Figure 1-1. S3C72E8/P72E8 Specified Block Diagram 1-3 PRODUCT OVERVIEW S3C72E8/P72E8 PIN ASSIGNMENTS SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 SEG59 COM4 COM5 COM6 COM7 COM8 P6.0/KS0 P6.1/KS1 P6.2/KS2 P6.3/KS3 P7.0/KS4 P7.1/KS5 P7.2/KS6 P7.3/KS7 VDD VSS Xout Xin TEST XTin XTout RESET P2.0/BUZ P2.1/CLO P5.0 P5.1 P5.2 P5.3 TCL0/P4.0 TCLO0/P4.1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 S3C72E8 100-QFP 1420C 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 SEG38 SEG37 SEG36 SEG35 SEG34 SEG33 SEG32 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 SEG15/P8.15 SEG14/P8.14 SEG13/P8.13 SEG12/P8.12 SEG11/P8.11 SEG10/P8.10 SEG9/P8.9 Figure 1-2. S3C72E8 Pin Assignment Diagram 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 SEG8/P8.8 SEG7/P8.7 SEG6/P8.6 SEG5/P8.5 SEG4/P8.4 SEG3/P8.3 SEG2/P8.2 SEG1/P8.1 SEG0/P8.0 COM3 COM2 COM1 COM0 INT0/P1.0 INT1/P1.1 P0.0/K0 P0.1/K1 P0.2/K2 P0.3/K3 P4.2 1-4 S3C72E8/P72E8 PRODUCT OVERVIEW PIN DESCRIPTIONS Table 1-1. Pin Descriptions Pin Description Type I P0.0 - P0.3 4-bit input port. 1 and 4-bit read, and test are possible. Pull-up registers. 2-bit Input port. P1.0 I 1 and 4-bit read, and test are possible, 2-bit pull-up P1.1 resistors are assignable by software. P2.0 I/O 2-bit I/O port. 1 and 4-bit read/write, and test are possible. P2.1 Each individual pin can be specified as input or output. 2-bit pull-up resistors are assignable by software. Pull-up resistors are automatically disabled for output pins. P4.0 I/O 4-bit I/O port. 1, 4, and 8-bit read/write, and test are possible. P4.1 4-pin unit can be specified as input or output. P4.2 4-bit pull-up resistors are as.


S3C72C8 S3C72E8 S3C72F5


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)