DatasheetsPDF.com

SK10E131 Dataheets PDF



Part Number SK10E131
Manufacturers Semtech Corporation
Logo Semtech Corporation
Description 4-Bit D Flip-Flop
Datasheet SK10E131 DatasheetSK10E131 Datasheet (PDF)

SK10/100E131 HIGH-PER.ORMANCE PRODUCTS Description The SK10E/100E131 is a Quad master-slave D-type flipflop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE*) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to clock all four flip-flops. In this case, the CE* inputs perform the function of controlling the common clock to each flip-flop. 4-Bit D .lip-.lop Features • • • •.

  SK10E131   SK10E131


Document
SK10/100E131 HIGH-PER.ORMANCE PRODUCTS Description The SK10E/100E131 is a Quad master-slave D-type flipflop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE*) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to clock all four flip-flops. In this case, the CE* inputs perform the function of controlling the common clock to each flip-flop. 4-Bit D .lip-.lop Features • • • • • • • • 1100 MHz Minimum Toggle Frequency Differential Outputs Individual and Common Clocks Individual Resets (asynchronous) Paired Sets (asynchronous) Extended 100E VEE Range of –4.2V to –5.5V 75KΩ Internal Input Pulldown Resistors Fully Compatible with MC10E131 and MC100E131 Specified Over Industrial Temperature Range: –40oC to 85oC ESD Protection of >4000V Available in 28-pin PLCC Package Individual asynchronous resets are provided (R). • Asynchronous set controls (S) are ganged together in pairs, with the pairing chosen to reflect physical chip • symmetry. • Data enters the master when both CC and CE* are LOW, and transfers to the slave when either CC or CE (or both) go HIGH. PIN Description Pin Names Functional Block Diagram Pin D0 - D3 CE0* - CE3* R0 - R3 CC S03, S12 Q0 - Q3 Q0* - Q3* .unction Data Inputs Clock Enables (individual) Resets Common Clock Sets (paired) True Outputs Inver ting Outputs D3 CE3* D S Q Q Q3 Q3* R R3 D2 CE2* D S Q Q Q2 Q2* R R2 S03 S12 CC R1 R CE1* D1 D S Pinout VCC0 CE2* Q3* 20 25 CE3* D3 S12 VEE 26 27 28 24 23 22 21 Q3 19 18 17 16 Q2* Q2 VCC Q1* Q1 Q0* Q0 15 14 13 12 11 R3 D2 Q Q Q1* Q1 28 Lead PLCC 1 (Top View) 2 3 4 5 6 7 8 9 10 CC R0 R CE0* D0 D S Q Q Q0* Q0 S03 D0 R2 VCC0 CE0* CE1* R0 R1 NC D1 Revision 1/.ebruary 13, 2001 1 www.semtech.com SK10/100E131 HIGH-PER.ORMANCE PRODUCTS Package Information Y BRK –N– A Z D 0.007 (0.180) M T L – M 0.007 (0.180) M S S NS NS R T L–M PIN Descriptions –L– –M– C + + E G J 0.004 (0.100) –T– SEATING PLANE VIEW S W D G1 0.010 (0.250) S T L – M S N S V 28 1 B 0.007 (0.180) U M T L - M M S N S H N S 0.007(0.180) M T L – M S N S 0.007 (0.180) + T L - M S Z K1 K + X G1 0.010 (0.250) S T L - M S F N S 0.007 (0.180) M T L – M S N S NOTES: 1. Datums -L-, -M-, and -N- determined where top of lead shoulder exits plastic body at mold parting line. 2. DIM G1, true position to be measured at Datum -T-, Seating Plane. 3. DIM R and U do not include mold flash. Allowable mold flash is 0.010 (0.250) per side. 4. Dimensioning and tolerances per ANSI Y14.5M, 1982. 5. Controlling Dimension: Inch. 6. The package top may be smaller than the package bottom by up to 0.012 (0.300). Dimensions R and U are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. Dimension H does not include Dambar protrusion or intrusion. The Dambar protrusion(s) shall not cause the H dimension to be greater than 0.037 (0.940). The Dambar intrusion(s) shall not cause the H dimension to be smaller than 0.025 (0.635). View S INCHES DIM A B C E . G H J K R U V W X Y Z G1 K1 MIN 0.485 0.485 0.165 0.090 0.013 MAX 0.495 0.495 0.180 0.110 0.019 MILLIMETERS MIN 12.32 12.32 4.20 2.29 0.33 MAX 12.57 12.57 4.57 2.79 0.48 0.050 BSC 0.026 0.020 0.025 0.450 0.450 0.042 0.042 0.042 -2o 0.410 0.040 0.032 --0.456 0.456 0.048 0.048 0.056 0.020 10o 0.430 -- 1.27 BSC 0.66 0.51 0.64 11.43 11.43 1.07 1.07 1.07 -2o 10.42 1.02 0.81 --11.58 11.58 1.21 1.21 1.42 0.50 10o 10.92 -- Revision 1/.ebruary 13, 2001 2 www.semtech.com SK10/100E131 HIGH-PER.ORMANCE PRODUCTS DC Characteristics SK10/100E131 DC Electrical Characteristics (Notes 1, 2) (VCC – VEE = 4.2V to 5.5V; VOUT Loaded 50Ω to VCC – 2.0V) TA = –40oC TA = 0oC TA = +25oC TA = +85oC Symbol IIH Ch a r a c t e r i s t i c I n p u t HI GH Cu r r e n t CC S R, CE D Power Supply Current 10E 100E Min Typ Max Min Typ Max Min Typ Max Min Typ Max Un i t 350 450 300 150 350 450 300 150 350 450 300 150 350 450 300 150 µA µA µA µA I EE 31 34 52 56 33 36 54 60 33 38 55 62 35 42 57 68 mA mA AC Characteristics SK10/100E131 AC Electrical Characteristics (VCC – VEE = 4.2V to 5.5V; VOUT Loaded 50Ω to VCC – 2.0V) TA = –40oC S y mb o l f MA X t PLH t PHL Ch a r a c t e r i s t i c Max. Toggle .requency Propagation Delay to Output CE CC R S S e t u p T i me D H o l d T i me D R e s e t R e c ov e r y T i m e Mi n i mu m P u l s e Wi d t h CLK R, S W i t h i n D e v i c e S ke w 3 Rise/.all Times 10E 100E 217 369 Mi n 1000 415 275 445 533 200 225 450 400 400 60 325 590 222 345 20 - 20 150 Typ 1400 618 725 693 744 Ma x Mi n 1100 425 325 454 543 150 175 400 400 400 60 340 575 225 317 20 - 20 150 TA = 0oC Typ 1400 614 675 684 746 Ma x Mi n TA = +25oC Typ 1400 604 675 673 636 20 - 20 150 Ma x Mi n TA = +85oC Typ 1400 581 .


SK10E116 SK10E131 SK10E142


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)