Advanced SPI Serial E2PROM With Block LockTM Protection
APPLICATION NOTES
A V A I L A B L E
X25640 64K
AN19 • AN38 • AN41 • AN61
X25640
DESCRIPTION
8K x 8 Bit
Advanced SPI...
Description
APPLICATION NOTES
A V A I L A B L E
X25640 64K
AN19 AN38 AN41 AN61
X25640
DESCRIPTION
8K x 8 Bit
Advanced SPI Serial E2PROM With Block LockTM Protection
FEATURES
1MHz Clock Rate Low Power CMOS —200µA Standby Current —5mA Active Current 5 Volt Power Supply SPI Modes (0,0 & 1,1) 8K X 8 Bits —32 Byte Page Mode Block Lock Protection —Protect 1/4, 1/2 or all of E2PROM Array Built-in Inadvertent Write Protection —Power-Up/Power-Down protection circuitry —Write Enable Latch —Write Protect Pin Self-Timed Write Cycle —5ms Write Cycle Time (Typical) High Reliability —Endurance: 100,000 cycles —Data Retention: 100 Years —ESD protection: 2000V on all pins 8-Lead PDlP Package 14-Lead SOIC Package
The X25640 is a CMOS 65,536-bit serial E2PROM, internally organized as 8K x 8. The X25640 features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple three-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus. The X25640 also features two additional inputs that provide the end user with added flexibility. By asserting the HOLD input, the X25640 will ignore transitions on its inputs, thus allowing the host to service higher priority interrupts. The WP input can be used as a hardwire input to the X25640 disabling all write attempts to the status register, ...
Similar Datasheet