DatasheetsPDF.com

V53C16256H

Mosel Vitelic  Corp

256K x 16 FAST PAGE MODE CMOS DYNAMIC RAM

MOSEL VITELIC V53C16256H 256K x 16 FAST PAGE MODE CMOS DYNAMIC RAM PRELIMINARY HIGH PERFORMANCE Max. RAS Access Time,...


Mosel Vitelic Corp

V53C16256H

File Download Download V53C16256H Datasheet


Description
MOSEL VITELIC V53C16256H 256K x 16 FAST PAGE MODE CMOS DYNAMIC RAM PRELIMINARY HIGH PERFORMANCE Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Fast Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) 30 30 ns 16 ns 19 ns 65 ns 35 35 ns 18 ns 21 ns 70 ns 40 40 ns 20 ns 23 ns 75 ns 45 45 ns 22 ns 25 ns 80 ns 50 50 ns 24 ns 28 ns 90 ns 60 60 ns 30 ns 35 ns 110 ns Features s 256K x 16-bit organization s Fast Page Mode for a sustained data rate of 53 MHz. s RAS access time: 30, 35, 40, 45, 50, 60 ns s Dual CAS Inputs s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh s Refresh Interval: 512 cycles/8 ms s Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages s Single +5V ±10% Power Supply s TTL Interface Description The V53C16256H is a 262,144 x 16 bit highperformance CMOS dynamic random access memory. The V53C16256H offers Fast Page mode with dual CAS inputs. An address, CAS and RAS input capacitances are reduced to one quarter when the x4 DRAM is used to construct the same memory density. The V53C16256H has symmetric address and accepts 512 cycle 8ms interval. All inputs are TTL compatible. Fast Page Mode operation allows random access up to 512 x 16 bits, within a page, with cycle times as short as 19ns. The V53C16256H is best suited for graphics, and DSP applications. Device Usage Chart Operating Temperature Range 0°C to 70 °C -40°C to +85°C Package Outline K T 30 3...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)