TN2501 DMOS FETs Datasheet

TN2501 Datasheet, PDF, Equivalent


Part Number

TN2501

Description

N-Channel Enhancement-Mode Vertical DMOS FETs

Manufacture

Supertex Inc

Total Page 5 Pages
Datasheet
Download TN2501 Datasheet


TN2501
TN2501
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
Low threshold
High input impedance
Low input capacitance (110pF max.)
Fast switching speeds
Low on-resistance
Free from secondary breakdown
Low input and output leakage
Applications
Logic level interfaces - ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
General Description
This low threshold, enhancement-mode (normally-off)
transistor utilizes a vertical DMOS structure and Supertex’s
well-proven, silicon-gate manufacturing process. This
combination produces a device with the power handling
capabilities of bipolar transistors and the high input
impedance and positive temperature coefficient inherent
in MOS devices. Characteristic of all MOS structures, this
device is free from thermal runaway and thermally-induced
secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Ordering Information
Device
Package Option
TO-243AA (SOT-89)
TN2501
TN2501N8-G
-G indicates package is RoHS compliant (‘Green’)
BVDSS/BVDGS
(V)
18
RDS(ON)
(max)
(Ω)
2.5
ID(ON)
(min)
(mA)
250
Pin Configuration
DRAIN
VGS(TH)
(max)
(V)
1.0
Absolute Maximum Ratings
Parameter
Value
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±15V
Operating and storage temperature -55OC to +150OC
Soldering temperature*
300OC
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
* Distance of 1.6mm from case for 10 seconds.
SOURCE
DRAIN
GATE
TO-243AA (SOT-89) (N8)
Product Marking
TN5UW
W = Code for week sealed
= “Green” Packaging
Package may or may not include the following marks: Si or
TO-243AA (SOT-89) (N8)
1235 Bordeaux Drive, Sunnyvale, CA 94089 Tel: 408-222-8888 www.supertex.com

TN2501
TN2501
Thermal Characteristics
Package
(continIDuous)
(mA)
ID
(pulsed)
(mA)
TO-243AA (SOT-89)
400
Notes:
MID o(cuonntetidnuoonuFs)Ri5s
limited
Board,
b2y5mmmaxxra2t5emdmTj
.
x
1.57mm.
560
Power Dissipation
@TA = 25OC
(W)
1.6
θjc
(OC/W)
15
θja
(OC/W)
78
IDR
(mA)
560
IDRM
(mA)
750
Electrical Characteristics (TA = 25OC unless otherwise specified)
Sym Parameter
Min Typ Max Units Conditions
BVDSS Drain-to-source breakdown voltage
18 - - V VGS = 0V, ID = 1.0mA
VGS(th) Gate threshold voltage
0.3 - 1.0 V VGS = VDS, ID = 1.0mA
ΔVGS(th) Change in VGS(th) with temperature
- - -4.0 mV/OC VGS = VDS, ID = 1.0mA
IGSS Gate body leakage
- - 100 nA VGS = ±15V, VDS = 0V
IDSS Zero gate voltage drain current
- - 10 µA VGS = 0V, VDS = Max Rating
-
-
1.0
mA
VDS = 0.8Max Rating,
VGS = 0V, TA = 125°C
ID(ON) On-state drain current
250 600 -
A VGS = VDS = 3.0V
- - 25
VGS = 1.2V, ID = 3.0mA
RDS(ON) Static drain-to-source on-state resistance
-
- 3.5 Ω VGS = 2.0V, ID = 50mA
- - 2.5
VGS = 3.0V, ID = 200mA
ΔRDS(ON) Change in RDS(ON) with temperature
- - 0.75 %/OC VGS = 3.0V, ID = 200mA
GFS Forward transductance
150 300
- mmho VDS = 3.0V, ID = 200mA
CISS
COSS
CRSS
Input capacitance
Common source output capacitance
Reverse transfer capacitance
- - 110
VGS = 0V,
- - 60 pF VDS = 15V,
- - 35
f = 1.0MHz
td(ON)
tr
td(OFF)
tf
Turn-on delay time
Rise time
Turn-off delay time
Fall time
- - 5.0
- - 15
VDD = 15V,
-
-
15
ns ID = 250mA,
RGEN = 25Ω
- - 8.0
VSD Diode forward voltage drop
- 1.1 1.8
V VGS = 0V, ISD = 200mA
trr Reverse recovery time
- 100 -
ns VGS = 0V, ISD = 200mA
Notes:
1. All D.C. parameters 100% tested at 25OC unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
Switching Waveforms and Test Circuit
10V
INPUT
0V 10%
VDD
OUTPUT
0V
t(ON)
td(ON)
tr
10%
90%
90%
t(OFF)
td(OFF)
tF
10%
90%
PULSE
GENERATOR
RGEN
INPUT
VDD
RL
OUTPUT
D.U.T.
1235 Bordeaux Drive, Sunnyvale, CA 94089 Tel: 408-222-8888 www.supertex.com
2


Features TN2501 N-Channel Enhancement-Mode Verti cal DMOS FET Features ► Low threshol d ► High input impedance ► Low inpu t capacitance (110pF max.) ► Fast swi tching speeds ► Low on-resistance ► Free from secondary breakdown ► Low input and output leakage Applications Logic level interfaces - ideal for T TL and CMOS ► Solid state relays ► Battery operated systems ► Photo volt aic drives ► Analog switches ► Gene ral purpose line drivers ► Telecom sw itches General Description This low th reshold, enhancement-mode (normally-off ) transistor utilizes a vertical DMOS s tructure and Supertex’s well-proven, silicon-gate manufacturing process. Thi s combination produces a device with th e power handling capabilities of bipola r transistors and the high input impeda nce and positive temperature coefficie nt inherent in MOS devices. Characteris tic of all MOS structures, this device is free from thermal runaway and therma lly-induced secondary breakdown. Supertex’s vertical DMOS FET.
Keywords TN2501, datasheet, pdf, Supertex Inc, N-Channel, Enhancement-Mode, Vertical, DMOS, FETs, N2501, 2501, 501, TN250, TN25, TN2, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)