Document
INTEGRATED CIRCUITS
DATA SHEET
TEA1206T High efficiency DC/DC converter
Preliminary specification Supersedes data of 1998 Mar 24 File under Integrated Circuits, IC03 1999 Sep 16
Philips Semiconductors
Preliminary specification
High efficiency DC/DC converter
FEATURES • Fully integrated DC/DC converter circuit • Up-or-down conversion • Start-up from 1.8 V input • Adjustable output voltage • High efficiency over large load range • Power handling capability up to 1 A continuous average current • 600 kHz switching frequency • Low quiescent power consumption • Synchronizes to external 9 to 20 MHz clock • True current limit for Li-ion battery compatibility • Up to 100% duty cycle in down mode • Undervoltage lockout • Shut-down function • 8-pin SO package. APPLICATIONS
TEA1206T
• Cellular and cordless phones, PDAs and others • Supply voltage source for low-voltage chip sets • Portable computers • Battery backup supplies • Cameras. GENERAL DESCRIPTION The TEA1206T (see Fig.1) is a fully integrated DC/DC converter circuit. Efficient, compact and dynamic power conversion is achieved using a novel, digitally controlled Pulse Width and Frequency Modulation (PWFM) like control concept, integrated low RdsON CMOS power switches with low parasitic capacitances, and fully synchronous rectification. The device operates at a high 590 kHz switching frequency which enables the use of minimum size external components. Deadlock is prevented by an on-chip undervoltage lockout circuit. Compatibility with Li-ion batteries is guaranteed by an accurate current limit function.
ORDERING INFORMATION PACKAGE TYPE NUMBER NAME TEA1206T SO8 DESCRIPTION plastic small outline package; 8 leads; body width 3.9 mm VERSION SOT96-1
1999 Sep 16
2
Philips Semiconductors
Preliminary specification
High efficiency DC/DC converter
QUICK REFERENCE DATA SYMBOL Voltage levels VO(up) VO(down) Vi(up) Vi(down) Vstart Vfb Iq Ishdwn IlimN IlimP ILx RdsON(N) RdsON(P) η output voltage range in up mode output voltage range in down mode input voltage range in up mode input voltage range in down mode start-up voltage feedback voltage level U/D = LOW U/D = HIGH U/D = LOW U/D = HIGH up mode; IL < 200 mA 2.80 1.25 Vstart 2.80 1.40 1.19 − − − − 1.60 1.24 PARAMETER CONDITIONS MIN. TYP.
TEA1206T
MAX.
UNIT
5.50 5.50 5.50 5.50 1.85 1.29
V V V V V V µA µA A A A Ω Ω
Current levels quiescent current at pin 3 shut-down current current limit NFET current limit PFET maximum continuous current at pin 4 up mode; note 1 down mode; note 1 down mode, Vi = 3.6 V 65 − 0.5 0.5 − 0.08 0.10 Vi = 3.6 V; L = 10 µH IL = 1 mA IL = 10 mA IL = 50 mA IL = 100 mA IL = 500 mA IL = 1000 mA; pulsed load current Vi = 3.6 down to 1.8 V IL = 1 mA IL = 10 mA IL = 50 mA IL = 100 mA IL = 500 mA IL = 1000 mA; pulsed load current Timing fsw fsync tres Note 1. Current limit is defined by an external resistor Rlim, having 1% accuracy. The typical value is presettable between 0.5 and 5.0 A with a spread of ±17.5%. 1999 Sep 16 3 switching frequency sync input frequency response time from standby to Pmax PWM mode 475 9 − 560 13 25 645 20 − kHz MHz µs − − − − − − − − − − − − − 75 2 − − − 0.14 0.16 − 86 93 93 93 93 87 83 90 91 87 88 82 85 10 5.0 5.0 1.0
Power MOSFETS pin-to-pin resistance NFET pin-to-pin resistance PFET 0.20 0.25 − − − − − − − − − − − − − % % % % % % % % % % % %
Efficiency; see Fig.5 efficiency Vi = 3.6 up to 4.6 V
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 1999 Sep 16
LX 4 I/V CONVERTER ILIM 2 START-UP CIRCUIT I/V CONVERTER N-type POWER FET CURRENT LIMIT COMPARATORS
BLOCK DIAGRAM
Philips Semiconductors
P-type POWER FET
handbook, full pagewidth
High efficiency DC/DC converter
3
UPOUT/DNIN
sense FET
INTERNAL SUPPLY
TEA1206T
CONTROL LOGIC AND MODE GEARBOX
7
FB
4
6 GND
TEMPERATURE PROTECTION sense FET 13 MHz OSCILLATOR SYNC GATE
TIME COUNTER DIGITAL CONTROLLER
BAND GAP REFERENCE
5
8
1
MGM666
SYNC
SHDN
U/D
Preliminary specification
TEA1206T
Fig.1 Block diagram.
Philips Semiconductors
Preliminary specification
High efficiency DC/DC converter
PINNING SYMBOL U/D ILIM UPOUT/DNIN LX SYNC GND FB SHDWN PIN 1 2 3 4 5 6 7 8 DESCRIPTION conversion mode selection input current limit resistor connection up mode; output voltage/ down mode; input voltage inductor connection synchronization clock input
MGM667
TEA1206T
handbook, halfpage
U/D 1 ILIM 2
8 7
SHDWN FB GND SYNC
TEA1206T
UPOUT/DNIN 3 LX 4 6 5
ground feedback input shut-down input cycle. As soon as more load current is taken from the output the output voltage starts to decay. When the output voltage becomes lower than.